blob: e975f549bdb18b413487af79960f49f1e42b95aa [file] [log] [blame]
Stefano Babic421834e2010-02-05 15:13:58 +01001/*
2 * Copyright (C) 2007, Guennadi Liakhovetski <lg@denx.de>
3 *
4 * (C) Copyright 2009 Freescale Semiconductor, Inc.
5 *
6 * Configuration settings for the MX51EVK Board
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24#ifndef __CONFIG_H
25#define __CONFIG_H
26
Stefano Babic421834e2010-02-05 15:13:58 +010027 /* High Level Configuration Options */
28
29#define CONFIG_MX51 /* in a mx51 */
Stefano Babic421834e2010-02-05 15:13:58 +010030
Jason Liue7a7ed22010-10-18 11:09:26 +080031#define CONFIG_SYS_MX5_HCLK 24000000
32#define CONFIG_SYS_MX5_CLK32 32768
Stefano Babic421834e2010-02-05 15:13:58 +010033#define CONFIG_DISPLAY_CPUINFO
34#define CONFIG_DISPLAY_BOARDINFO
35
Stefano Babic9fb39692011-01-24 00:14:27 +000036#define CONFIG_SYS_TEXT_BASE 0x97800000
37
Liu Hui-R64343baa2d782011-01-03 22:27:35 +000038#include <asm/arch/imx-regs.h>
Stefano Babic421834e2010-02-05 15:13:58 +010039/*
40 * Disabled for now due to build problems under Debian and a significant
41 * increase in the final file size: 144260 vs. 109536 Bytes.
42 */
43
Fabio Estevam6f2901a2011-10-24 08:24:28 +000044#define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
Fabio Estevam6f2901a2011-10-24 08:24:28 +000045#define CONFIG_SETUP_MEMORY_TAGS
46#define CONFIG_INITRD_TAG
Stefano Babic421834e2010-02-05 15:13:58 +010047
Fabio Estevam6f2901a2011-10-24 08:24:28 +000048#define CONFIG_OF_LIBFDT
Grant Likely100b8492011-03-28 09:59:07 +000049
Fabio Estevam1b9c57a2011-09-22 08:07:18 +000050#define CONFIG_MACH_TYPE MACH_TYPE_MX51_BABBAGE
Stefano Babic421834e2010-02-05 15:13:58 +010051/*
52 * Size of malloc() pool
53 */
Fabio Estevam12ba8602012-05-09 06:39:41 +000054#define CONFIG_SYS_MALLOC_LEN (10 * 1024 * 1024)
Stefano Babic421834e2010-02-05 15:13:58 +010055
Helmut Raigerd5a184b2011-10-20 04:19:47 +000056#define CONFIG_BOARD_LATE_INIT
Stefano Babic96651272010-03-16 17:22:21 +010057
Stefano Babic421834e2010-02-05 15:13:58 +010058/*
59 * Hardware drivers
60 */
61#define CONFIG_MXC_UART
Stefano Babic1ca47d92011-11-22 15:22:39 +010062#define CONFIG_MXC_UART_BASE UART1_BASE
Stefano Babic57008812011-08-21 23:29:52 +020063#define CONFIG_MXC_GPIO
Stefano Babic421834e2010-02-05 15:13:58 +010064
65/*
Stefano Babic96651272010-03-16 17:22:21 +010066 * SPI Configs
67 * */
68#define CONFIG_CMD_SPI
69
70#define CONFIG_MXC_SPI
71
Stefano Babicdba2efc2011-10-08 10:59:20 +020072/* PMIC Controller */
73#define CONFIG_PMIC
74#define CONFIG_PMIC_SPI
75#define CONFIG_PMIC_FSL
Stefano Babic96651272010-03-16 17:22:21 +010076#define CONFIG_FSL_PMIC_BUS 0
77#define CONFIG_FSL_PMIC_CS 0
78#define CONFIG_FSL_PMIC_CLK 2500000
Stefano Babic4c596992010-08-23 20:41:19 +020079#define CONFIG_FSL_PMIC_MODE (SPI_MODE_0 | SPI_CS_HIGH)
Stefano Babicdba2efc2011-10-08 10:59:20 +020080#define CONFIG_FSL_PMIC_BITLEN 32
Fabio Estevamb5558552011-10-24 06:44:16 +000081#define CONFIG_RTC_MC13XXX
Stefano Babic96651272010-03-16 17:22:21 +010082
83/*
Stefano Babic421834e2010-02-05 15:13:58 +010084 * MMC Configs
85 * */
86#define CONFIG_FSL_ESDHC
87#define CONFIG_SYS_FSL_ESDHC_ADDR 0
88#define CONFIG_SYS_FSL_ESDHC_NUM 2
89
90#define CONFIG_MMC
91
92#define CONFIG_CMD_MMC
93#define CONFIG_GENERIC_MMC
94#define CONFIG_CMD_FAT
95#define CONFIG_DOS_PARTITION
96
97/*
98 * Eth Configs
99 */
100#define CONFIG_HAS_ETH1
Stefano Babic421834e2010-02-05 15:13:58 +0100101#define CONFIG_MII
Stefano Babic421834e2010-02-05 15:13:58 +0100102
103#define CONFIG_FEC_MXC
104#define IMX_FEC_BASE FEC_BASE_ADDR
105#define CONFIG_FEC_MXC_PHYADDR 0x1F
106
107#define CONFIG_CMD_PING
108#define CONFIG_CMD_DHCP
109#define CONFIG_CMD_MII
110#define CONFIG_CMD_NET
111
Wolfgang Grandegger2e865da2011-11-11 14:03:38 +0100112/* USB Configs */
113#define CONFIG_CMD_USB
114#define CONFIG_CMD_FAT
115#define CONFIG_USB_EHCI
116#define CONFIG_USB_EHCI_MX5
117#define CONFIG_USB_STORAGE
118#define CONFIG_USB_HOST_ETHER
119#define CONFIG_USB_ETHER_ASIX
120#define CONFIG_USB_ETHER_SMSC95XX
121#define CONFIG_MXC_USB_PORT 1
122#define CONFIG_MXC_USB_PORTSC PORT_PTS_ULPI
123#define CONFIG_MXC_USB_FLAGS MXC_EHCI_POWER_PINS_ENABLED
124
Fabio Estevam12ba8602012-05-09 06:39:41 +0000125/* Framebuffer and LCD */
126#define CONFIG_PREBOOT
127#define CONFIG_VIDEO
Fabio Estevamc6dd2e02012-05-31 07:23:56 +0000128#define CONFIG_VIDEO_IPUV3
Fabio Estevam12ba8602012-05-09 06:39:41 +0000129#define CONFIG_CFB_CONSOLE
130#define CONFIG_VGA_AS_SINGLE_DEVICE
131#define CONFIG_VIDEO_BMP_RLE8
132#define CONFIG_SPLASH_SCREEN
133#define CONFIG_BMP_16BPP
134#define CONFIG_VIDEO_LOGO
Fabio Estevam82692e22012-05-31 07:24:00 +0000135#define CONFIG_IPUV3_CLK 133000000
Fabio Estevam12ba8602012-05-09 06:39:41 +0000136
Stefano Babic421834e2010-02-05 15:13:58 +0100137/* allow to overwrite serial and ethaddr */
138#define CONFIG_ENV_OVERWRITE
139#define CONFIG_CONS_INDEX 1
140#define CONFIG_BAUDRATE 115200
Stefano Babic421834e2010-02-05 15:13:58 +0100141
142/***********************************************************
143 * Command definition
144 ***********************************************************/
145
146#include <config_cmd_default.h>
147
148#undef CONFIG_CMD_IMLS
149
Fabio Estevamb5558552011-10-24 06:44:16 +0000150#define CONFIG_CMD_DATE
151
Stefano Babic421834e2010-02-05 15:13:58 +0100152#define CONFIG_BOOTDELAY 3
153
Wolfgang Grandegger96529e22011-10-17 08:21:56 +0000154#define CONFIG_ETHPRIME "FEC0"
Stefano Babic421834e2010-02-05 15:13:58 +0100155
156#define CONFIG_LOADADDR 0x90800000 /* loadaddr env var */
157
Shawn Guo62679bb2010-10-25 23:20:30 +0800158#define CONFIG_EXTRA_ENV_SETTINGS \
159 "script=boot.scr\0" \
160 "uimage=uImage\0" \
161 "mmcdev=0\0" \
162 "mmcpart=2\0" \
163 "mmcroot=/dev/mmcblk0p3 rw\0" \
164 "mmcrootfstype=ext3 rootwait\0" \
165 "mmcargs=setenv bootargs console=ttymxc0,${baudrate} " \
166 "root=${mmcroot} " \
167 "rootfstype=${mmcrootfstype}\0" \
168 "loadbootscript=" \
169 "fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \
170 "bootscript=echo Running bootscript from mmc ...; " \
171 "source\0" \
172 "loaduimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${uimage}\0" \
173 "mmcboot=echo Booting from mmc ...; " \
174 "run mmcargs; " \
175 "bootm\0" \
176 "netargs=setenv bootargs console=ttymxc0,${baudrate} " \
177 "root=/dev/nfs " \
178 "ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \
179 "netboot=echo Booting from net ...; " \
180 "run netargs; " \
181 "dhcp ${uimage}; bootm\0" \
182
183#define CONFIG_BOOTCOMMAND \
184 "if mmc rescan ${mmcdev}; then " \
185 "if run loadbootscript; then " \
186 "run bootscript; " \
187 "else " \
188 "if run loaduimage; then " \
189 "run mmcboot; " \
190 "else run netboot; " \
191 "fi; " \
192 "fi; " \
193 "else run netboot; fi"
Stefano Babic421834e2010-02-05 15:13:58 +0100194
195#define CONFIG_ARP_TIMEOUT 200UL
196
197/*
198 * Miscellaneous configurable options
199 */
200#define CONFIG_SYS_LONGHELP /* undef to save memory */
Shawn Guo62679bb2010-10-25 23:20:30 +0800201#define CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */
Stefano Babic421834e2010-02-05 15:13:58 +0100202#define CONFIG_SYS_PROMPT "MX51EVK U-Boot > "
203#define CONFIG_AUTO_COMPLETE
204#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
205/* Print Buffer Size */
206#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
207#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
208#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
209
210#define CONFIG_SYS_MEMTEST_START 0x90000000
Fabio Estevame4bd14e2012-02-09 14:25:08 +0000211#define CONFIG_SYS_MEMTEST_END 0x90010000
Stefano Babic421834e2010-02-05 15:13:58 +0100212
213#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
214
215#define CONFIG_SYS_HZ 1000
216#define CONFIG_CMDLINE_EDITING
217
218/*-----------------------------------------------------------------------
219 * Stack sizes
220 *
221 * The stack sizes are set up in start.S using the settings below
222 */
223#define CONFIG_STACKSIZE (128 * 1024) /* regular stack */
224
225/*-----------------------------------------------------------------------
226 * Physical Memory Map
227 */
228#define CONFIG_NR_DRAM_BANKS 1
229#define PHYS_SDRAM_1 CSD0_BASE_ADDR
230#define PHYS_SDRAM_1_SIZE (512 * 1024 * 1024)
231
Shawn Guobc08e7e2010-10-28 10:13:15 +0800232#define CONFIG_SYS_SDRAM_BASE (PHYS_SDRAM_1)
233#define CONFIG_SYS_INIT_RAM_ADDR (IRAM_BASE_ADDR)
234#define CONFIG_SYS_INIT_RAM_SIZE (IRAM_SIZE)
235
Liu Hui-R643431e929df2010-12-23 01:13:17 +0000236#define CONFIG_BOARD_EARLY_INIT_F
237
Shawn Guobc08e7e2010-10-28 10:13:15 +0800238#define CONFIG_SYS_INIT_SP_OFFSET \
239 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
240#define CONFIG_SYS_INIT_SP_ADDR \
241 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
242
Stefano Babic0c3d8ee2010-03-28 13:43:26 +0200243#define CONFIG_SYS_DDR_CLKSEL 0
244#define CONFIG_SYS_CLKTL_CBCDR 0x59E35100
245
Stefano Babic421834e2010-02-05 15:13:58 +0100246/*-----------------------------------------------------------------------
247 * FLASH and environment organization
248 */
249#define CONFIG_SYS_NO_FLASH
250
Jason Liud5fcf032010-11-17 16:01:18 +0800251#define CONFIG_ENV_OFFSET (6 * 64 * 1024)
252#define CONFIG_ENV_SIZE (8 * 1024)
253#define CONFIG_ENV_IS_IN_MMC
254#define CONFIG_SYS_MMC_ENV_DEV 0
Stefano Babic421834e2010-02-05 15:13:58 +0100255
Stefano Babic421834e2010-02-05 15:13:58 +0100256#endif