Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 160c91513ce2f07e0af0e3aa88df0964ec15796b / . / configs / colibri_t20_defconfig
blob: 3c506ffb68776ffc2f8a32927c8e5539195a76be [file] [log] [blame]
Marcel Ziswilercad18b82015-03-26 01:31:54 +0100[diff] [blame]1CONFIG_ARM=y
Tom Rinid391d8b2021-12-11 14:55:51 -0500[diff] [blame]2CONFIG_SYS_L2CACHE_OFF=y
Trevor Woerner513f6402020-05-06 08:02:41 -0400[diff] [blame]3CONFIG_ARCH_TEGRA=y
Simon Glass72cc5382022-10-20 18:22:39 -0600[diff] [blame]4CONFIG_TEXT_BASE=0x00110000
Igor Opaniuk8ad7a192019-05-17 17:48:43 +0300[diff] [blame]5CONFIG_SYS_MALLOC_F_LEN=0x2000
Tom Rini2e262c42020-08-10 15:31:07 -0400[diff] [blame]6CONFIG_NR_DRAM_BANKS=2
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]7CONFIG_ENV_SIZE=0x10000
8CONFIG_ENV_OFFSET=0x200000
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]9CONFIG_DEFAULT_DEVICE_TREE="tegra20-colibri"
Tom Rini0332a1a2020-07-06 13:54:25 -0400[diff] [blame]10CONFIG_SPL_TEXT_BASE=0x00108000
Tom Rinia77d6f82023-05-01 11:50:26 -0400[diff] [blame]11CONFIG_OF_LIBFDT_OVERLAY=y
Tom Rini9924ca12023-02-17 09:58:06 -0500[diff] [blame]12CONFIG_SPL_STACK=0xffffc
Marcel Ziswilercad18b82015-03-26 01:31:54 +0100[diff] [blame]13CONFIG_TEGRA20=y
14CONFIG_TARGET_COLIBRI_T20=y
Tom Rini0997ee02021-08-23 10:25:31 -0400[diff] [blame]15CONFIG_SYS_LOAD_ADDR=0x1000000
Simon Glasse3ee2fb2016-02-22 22:55:43 -0700[diff] [blame]16CONFIG_OF_SYSTEM_SETUP=y
Tom Rini914a8c02024-01-03 09:26:16 -0500[diff] [blame]17CONFIG_SYS_CBSIZE=1024
18CONFIG_SYS_PBSIZE=1055
Simon Glass3110ece2016-10-17 20:13:02 -0600[diff] [blame]19CONFIG_SYS_STDIO_DEREGISTER=y
Marcel Ziswiler1d4b0282016-11-16 17:49:21 +0100[diff] [blame]20# CONFIG_DISPLAY_BOARDINFO is not set
Mario Sixf7055442018-03-28 14:38:17 +0200[diff] [blame]21CONFIG_DISPLAY_BOARDINFO_LATE=y
Simon Glass95d31412017-01-23 13:31:21 -0700[diff] [blame]22CONFIG_ARCH_MISC_INIT=y
Tom Rini0cb89e72022-05-19 15:09:22 -0400[diff] [blame]23CONFIG_SPL_FOOTPRINT_LIMIT=y
24CONFIG_SPL_MAX_FOOTPRINT=0x8000
Tom Rini8a14ac42022-05-26 13:13:21 -0400[diff] [blame]25# CONFIG_SPL_SHARES_INIT_SP_ADDR is not set
Simon Glass67e3fca2023-09-26 08:14:16 -0600[diff] [blame]26CONFIG_SPL_SYS_MALLOC=y
27CONFIG_SPL_HAS_CUSTOM_MALLOC_START=y
28CONFIG_SPL_CUSTOM_SYS_MALLOC_ADDR=0x90000
29CONFIG_SPL_SYS_MALLOC_SIZE=0x10000
Tom Rinic4359852023-10-02 10:35:27 -0400[diff] [blame]30CONFIG_SYS_PROMPT="Colibri T20 # "
Tom Riniba5c2b02022-05-11 16:21:06 -0400[diff] [blame]31CONFIG_SYS_MAXARGS=32
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]32# CONFIG_CMD_IMI is not set
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]33# CONFIG_CMD_FLASH is not set
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]34CONFIG_CMD_GPIO=y
35CONFIG_CMD_I2C=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]36CONFIG_CMD_MMC=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]37CONFIG_CMD_USB=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]38CONFIG_CMD_USB_MASS_STORAGE=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]39CONFIG_CMD_CACHE=y
Simon Glass44fe9e42016-05-08 16:55:20 -0600[diff] [blame]40CONFIG_CMD_PMIC=y
41CONFIG_CMD_REGULATOR=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]42CONFIG_CMD_EXT4_WRITE=y
Tom Rini2b62b912018-11-13 19:54:45 -0500[diff] [blame]43CONFIG_CMD_MTDPARTS=y
Tom Rini5ad8e112017-10-22 17:55:07 -0400[diff] [blame]44CONFIG_MTDIDS_DEFAULT="nand0=tegra_nand"
45CONFIG_MTDPARTS_DEFAULT="mtdparts=tegra_nand:2m(u-boot)ro,1m(u-boot-env),1m(cfgblock)ro,-(ubi)"
Heiko Schocher09dbb852016-09-21 07:58:19 +0200[diff] [blame]46CONFIG_CMD_UBI=y
Patrick Delaunayf7e07722017-01-27 11:00:37 +0100[diff] [blame]47# CONFIG_SPL_DOS_PARTITION is not set
Patrick Delaunay8a4f2bd2017-01-27 11:00:41 +0100[diff] [blame]48# CONFIG_SPL_EFI_PARTITION is not set
Marcel Ziswilera8b436b2017-07-13 15:15:29 +0200[diff] [blame]49CONFIG_OF_LIVE=y
Adam Ford710966e2020-07-03 06:48:56 -0500[diff] [blame]50CONFIG_ENV_OVERWRITE=y
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]51CONFIG_ENV_IS_IN_NAND=y
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]52CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Marek Vasuta61efd82019-06-11 04:51:14 +0200[diff] [blame]53CONFIG_IP_DEFRAG=y
Marek Vasut09b93a62019-06-11 04:51:15 +0200[diff] [blame]54CONFIG_TFTP_BLOCKSIZE=1536
Tero Kristo0624c812021-05-12 11:03:04 +0300[diff] [blame]55CONFIG_TFTP_TSIZE=y
Tom Rini41b6dc92019-02-22 10:17:41 -0500[diff] [blame]56CONFIG_SYS_I2C_TEGRA=y
Miquel Raynala903be42019-10-03 19:50:04 +0200[diff] [blame]57CONFIG_DM_MTD=y
Tom Rinie799f922019-12-04 17:18:38 -0500[diff] [blame]58CONFIG_MTD_RAW_NAND=y
Tom Rini8f37ac42021-12-12 22:12:35 -0500[diff] [blame]59CONFIG_TEGRA_NAND=y
Tom Rinifdae0072021-09-22 14:50:34 -0400[diff] [blame]60CONFIG_SYS_NAND_ONFI_DETECTION=y
Heiko Schocher09dbb852016-09-21 07:58:19 +0200[diff] [blame]61CONFIG_MTD_UBI_FASTMAP=y
Simon Glasse865ef32016-01-30 16:37:56 -0700[diff] [blame]62CONFIG_DM_PMIC=y
63CONFIG_DM_REGULATOR=y
Simon Glass44fe9e42016-05-08 16:55:20 -0600[diff] [blame]64CONFIG_DM_REGULATOR_FIXED=y
Simon Glass90836ff2016-01-30 16:38:00 -0700[diff] [blame]65CONFIG_PWM_TEGRA=y
Thomas Choua6cec012015-11-19 21:48:14 +0800[diff] [blame]66CONFIG_SYS_NS16550=y
Joe Hershberger17491a82015-06-22 16:15:29 -0500[diff] [blame]67CONFIG_USB=y
Tom Rini7716cd62017-05-12 22:33:28 -0400[diff] [blame]68CONFIG_USB_EHCI_HCD=y
Peter Robinson43ecef42019-02-20 12:17:27 +0000[diff] [blame]69CONFIG_USB_EHCI_TEGRA=y
Sam Protsenkob4a0bf72016-04-13 14:20:25 +0300[diff] [blame]70CONFIG_USB_ULPI_VIEWPORT=y
71CONFIG_USB_ULPI=y
Tom Rini2c082ab2021-07-26 21:10:37 -0400[diff] [blame]72CONFIG_USB_HOST_ETHER=y
73CONFIG_USB_ETHER_ASIX=y
Sam Protsenkob084b0c2016-03-25 16:39:47 +0200[diff] [blame]74CONFIG_USB_GADGET=y
Maxime Ripard7f78b9d2017-09-07 08:58:08 +0200[diff] [blame]75CONFIG_USB_GADGET_MANUFACTURER="Toradex"
76CONFIG_USB_GADGET_VENDOR_NUM=0x1b67
77CONFIG_USB_GADGET_PRODUCT_NUM=0x4000
Sam Protsenkob4a0bf72016-04-13 14:20:25 +0300[diff] [blame]78CONFIG_CI_UDC=y
Sam Protsenko4d2439d2016-04-13 14:20:26 +0300[diff] [blame]79CONFIG_USB_GADGET_DOWNLOAD=y