Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 154bdbf3e99416aab881b3aea89fcb560b305f16 / . / configs / am65x_evm_r5_defconfig
blob: 4fc9c39711c140665d29f1def5ca50a84923c7ac [file] [log] [blame]
Lokesh Vutlade5de2a2018-11-02 19:51:10 +0530[diff] [blame]1CONFIG_ARM=y
2CONFIG_ARCH_K3=y
Tom Rinie25a03a2021-11-01 12:19:22 +0000[diff] [blame]3CONFIG_SYS_MALLOC_LEN=0x2000000
4CONFIG_SYS_MALLOC_F_LEN=0x55000
Simon Glass035939e2021-07-10 21:14:30 -0600[diff] [blame]5CONFIG_SPL_GPIO=y
Lokesh Vutlade5de2a2018-11-02 19:51:10 +0530[diff] [blame]6CONFIG_SPL_LIBCOMMON_SUPPORT=y
7CONFIG_SPL_LIBGENERIC_SUPPORT=y
Tom Rini2e262c42020-08-10 15:31:07 -0400[diff] [blame]8CONFIG_NR_DRAM_BANKS=2
Andrew Davis1be5e972022-07-15 10:25:27 -0500[diff] [blame]9CONFIG_SOC_K3_AM654=y
Andreas Dannenberg1a9dbdc2019-08-15 15:55:31 -0500[diff] [blame]10CONFIG_K3_EARLY_CONS=y
Lokesh Vutlade5de2a2018-11-02 19:51:10 +0530[diff] [blame]11CONFIG_TARGET_AM654_R5_EVM=y
Tom Rini9924ca12023-02-17 09:58:06 -0500[diff] [blame]12CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
13CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x41c7effc
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]14CONFIG_ENV_SIZE=0x20000
15CONFIG_DM_GPIO=y
Tom Rini6c75e632020-06-16 19:06:29 -0400[diff] [blame]16CONFIG_SPL_DM_SPI=y
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]17CONFIG_DEFAULT_DEVICE_TREE="k3-am654-r5-base-board"
Tom Rini0332a1a2020-07-06 13:54:25 -0400[diff] [blame]18CONFIG_SPL_TEXT_BASE=0x41c00000
Tom Rini9924ca12023-02-17 09:58:06 -0500[diff] [blame]19CONFIG_DM_RESET=y
Simon Glassb58bfe02021-08-08 12:20:09 -0600[diff] [blame]20CONFIG_SPL_MMC=y
Simon Glassf4d60392021-08-08 12:20:12 -0600[diff] [blame]21CONFIG_SPL_SERIAL=y
Simon Glass284cb9c2021-07-10 21:14:31 -0600[diff] [blame]22CONFIG_SPL_DRIVERS_MISC=y
Lokesh Vutlade5de2a2018-11-02 19:51:10 +0530[diff] [blame]23CONFIG_SPL_STACK_R_ADDR=0x82000000
Tom Rinib9dc6842024-04-22 17:24:09 -0600[diff] [blame]24CONFIG_SPL_HAS_BSS_LINKER_SECTION=y
25CONFIG_SPL_BSS_START_ADDR=0x41c7effc
26CONFIG_SPL_BSS_MAX_SIZE=0xc00
27CONFIG_SPL_STACK_R=y
Lokesh Vutla7ecde562021-03-09 23:32:45 +0530[diff] [blame]28CONFIG_SPL_SIZE_LIMIT=0x7ec00
29CONFIG_SPL_SIZE_LIMIT_PROVIDE_STACK=0x2000
Tien Fong Chee6fd0a712019-01-23 14:20:03 +0800[diff] [blame]30CONFIG_SPL_FS_FAT=y
Lokesh Vutlade5de2a2018-11-02 19:51:10 +0530[diff] [blame]31CONFIG_SPL_LIBDISK_SUPPORT=y
Vignesh Raghavendra0242ba22020-02-04 11:09:56 +0530[diff] [blame]32CONFIG_SPL_SPI_FLASH_SUPPORT=y
Simon Glassa5820472021-08-08 12:20:14 -0600[diff] [blame]33CONFIG_SPL_SPI=y
Lokesh Vutlade5de2a2018-11-02 19:51:10 +0530[diff] [blame]34# CONFIG_SYS_MALLOC_CLEAR_ON_INIT is not set
35CONFIG_SPL_LOAD_FIT=y
Tom Rini914a8c02024-01-03 09:26:16 -0500[diff] [blame]36CONFIG_SYS_BOOTM_LEN=0x4000000
Lokesh Vutlade5de2a2018-11-02 19:51:10 +0530[diff] [blame]37CONFIG_USE_BOOTCOMMAND=y
38# CONFIG_DISPLAY_CPUINFO is not set
Lokesh Vutla7ecde562021-03-09 23:32:45 +0530[diff] [blame]39CONFIG_SPL_SIZE_LIMIT_SUBTRACT_GD=y
40CONFIG_SPL_SIZE_LIMIT_SUBTRACT_MALLOC=y
Tom Riniabb0f522022-05-16 17:20:26 -0400[diff] [blame]41CONFIG_SPL_MAX_SIZE=0x58000
Lokesh Vutla7ecde562021-03-09 23:32:45 +0530[diff] [blame]42CONFIG_SPL_SYS_REPORT_STACK_F_USAGE=y
Lokesh Vutlade5de2a2018-11-02 19:51:10 +0530[diff] [blame]43CONFIG_SPL_SEPARATE_BSS=y
Simon Glass67e3fca2023-09-26 08:14:16 -0600[diff] [blame]44CONFIG_SPL_SYS_MALLOC=y
45CONFIG_SPL_HAS_CUSTOM_MALLOC_START=y
46CONFIG_SPL_CUSTOM_SYS_MALLOC_ADDR=0x84000000
47CONFIG_SPL_SYS_MALLOC_SIZE=0x1000000
Andreas Dannenbergf595cac2019-06-04 17:55:51 -0500[diff] [blame]48CONFIG_SPL_EARLY_BSS=y
Faiz Abbasc7f33212019-06-04 17:55:53 -0500[diff] [blame]49CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_SECTOR=y
50CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR=0x400
Vignesh Raghavendra0242ba22020-02-04 11:09:56 +0530[diff] [blame]51CONFIG_SPL_DMA=y
Simon Glassbccfc2e2021-07-10 21:14:36 -0600[diff] [blame]52CONFIG_SPL_I2C=y
Lokesh Vutlade5de2a2018-11-02 19:51:10 +0530[diff] [blame]53CONFIG_SPL_DM_MAILBOX=y
Lukasz Majewski76f442982020-06-04 23:11:53 +0800[diff] [blame]54CONFIG_SPL_DM_SPI_FLASH=y
Lokesh Vutlade5de2a2018-11-02 19:51:10 +0530[diff] [blame]55CONFIG_SPL_DM_RESET=y
Lokesh Vutlade5de2a2018-11-02 19:51:10 +0530[diff] [blame]56CONFIG_SPL_POWER_DOMAIN=y
57CONFIG_SPL_RAM_SUPPORT=y
58CONFIG_SPL_RAM_DEVICE=y
59CONFIG_SPL_REMOTEPROC=y
Vignesh Raghavendra0242ba22020-02-04 11:09:56 +0530[diff] [blame]60# CONFIG_SPL_SPI_FLASH_TINY is not set
61CONFIG_SPL_SPI_FLASH_SFDP_SUPPORT=y
62CONFIG_SPL_SPI_LOAD=y
Tom Rinie22fa4f2021-08-10 15:08:46 -0400[diff] [blame]63CONFIG_SYS_SPI_U_BOOT_OFFS=0x80000
Lokesh Vutlade5de2a2018-11-02 19:51:10 +0530[diff] [blame]64CONFIG_SPL_YMODEM_SUPPORT=y
65CONFIG_HUSH_PARSER=y
66CONFIG_CMD_BOOTZ=y
67CONFIG_CMD_ASKENV=y
Andrew F. Davis43ff9522019-02-01 15:04:56 -0600[diff] [blame]68CONFIG_CMD_GPT=y
Andreas Dannenbergcc2b3112019-06-04 18:08:16 -0500[diff] [blame]69CONFIG_CMD_I2C=y
Lokesh Vutlade5de2a2018-11-02 19:51:10 +0530[diff] [blame]70CONFIG_CMD_MMC=y
71CONFIG_CMD_REMOTEPROC=y
72# CONFIG_CMD_SETEXPR is not set
73CONFIG_CMD_TIME=y
74CONFIG_CMD_FAT=y
75CONFIG_OF_CONTROL=y
76CONFIG_SPL_OF_CONTROL=y
Lokesh Vutlade5de2a2018-11-02 19:51:10 +0530[diff] [blame]77CONFIG_SPL_MULTI_DTB_FIT=y
78CONFIG_SPL_MULTI_DTB_FIT_NO_COMPRESSION=y
Adam Ford710966e2020-07-03 06:48:56 -0500[diff] [blame]79CONFIG_ENV_OVERWRITE=y
Lokesh Vutlade5de2a2018-11-02 19:51:10 +0530[diff] [blame]80CONFIG_ENV_IS_IN_FAT=y
Lokesh Vutlade5de2a2018-11-02 19:51:10 +0530[diff] [blame]81CONFIG_ENV_FAT_DEVICE_AND_PART="1:1"
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]82CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Lokesh Vutlade5de2a2018-11-02 19:51:10 +0530[diff] [blame]83CONFIG_SPL_DM=y
84CONFIG_SPL_DM_SEQ_ALIAS=y
Faiz Abbas8c10b822019-06-11 00:43:39 +0530[diff] [blame]85CONFIG_REGMAP=y
86CONFIG_SPL_REGMAP=y
Lokesh Vutlade5de2a2018-11-02 19:51:10 +0530[diff] [blame]87CONFIG_SPL_OF_TRANSLATE=y
88CONFIG_CLK=y
89CONFIG_SPL_CLK=y
90CONFIG_CLK_TI_SCI=y
Vignesh Raghavendra0242ba22020-02-04 11:09:56 +0530[diff] [blame]91CONFIG_DMA_CHANNELS=y
92CONFIG_TI_K3_NAVSS_UDMA=y
Lokesh Vutlade5de2a2018-11-02 19:51:10 +0530[diff] [blame]93CONFIG_TI_SCI_PROTOCOL=y
Lokesh Vutlade5de2a2018-11-02 19:51:10 +0530[diff] [blame]94CONFIG_DA8XX_GPIO=y
Andreas Dannenbergcc2b3112019-06-04 18:08:16 -0500[diff] [blame]95CONFIG_DM_I2C=y
96CONFIG_I2C_SET_DEFAULT_BUS_NUM=y
97CONFIG_SYS_I2C_OMAP24XX=y
Lokesh Vutlade5de2a2018-11-02 19:51:10 +0530[diff] [blame]98CONFIG_DM_MAILBOX=y
99CONFIG_K3_SEC_PROXY=y
Tom Rinifdc7e362019-11-11 20:04:24 -0500[diff] [blame]100CONFIG_K3_AVS0=y
Faiz Abbas259412b2020-02-26 13:44:38 +0530[diff] [blame]101CONFIG_SUPPORT_EMMC_BOOT=y
Faiz Abbasa5848012021-02-04 15:11:05 +0530[diff] [blame]102CONFIG_MMC_HS200_SUPPORT=y
103CONFIG_SPL_MMC_HS200_SUPPORT=y
Lokesh Vutlade5de2a2018-11-02 19:51:10 +0530[diff] [blame]104CONFIG_MMC_SDHCI=y
Faiz Abbas20e675b2019-11-19 14:06:41 +0530[diff] [blame]105CONFIG_SPL_MMC_SDHCI_ADMA=y
Faiz Abbasd8fb3092019-06-11 00:43:31 +0530[diff] [blame]106CONFIG_MMC_SDHCI_AM654=y
Tom Riniddb1ec12024-01-10 13:46:10 -0500[diff] [blame]107CONFIG_MTD=y
Vignesh Raghavendra0242ba22020-02-04 11:09:56 +0530[diff] [blame]108CONFIG_DM_SPI_FLASH=y
109CONFIG_SPI_FLASH_SFDP_SUPPORT=y
110CONFIG_SPI_FLASH_STMICRO=y
111# CONFIG_SPI_FLASH_USE_4K_SECTORS is not set
Lokesh Vutlade5de2a2018-11-02 19:51:10 +0530[diff] [blame]112CONFIG_PINCTRL=y
113# CONFIG_PINCTRL_GENERIC is not set
114CONFIG_SPL_PINCTRL=y
115# CONFIG_SPL_PINCTRL_GENERIC is not set
116CONFIG_PINCTRL_SINGLE=y
117CONFIG_POWER_DOMAIN=y
118CONFIG_TI_SCI_POWER_DOMAIN=y
119CONFIG_DM_REGULATOR=y
120CONFIG_SPL_DM_REGULATOR=y
Bryan Brattlofc2d46462023-12-29 11:46:58 -0600[diff] [blame]121CONFIG_DM_REGULATOR_FIXED=y
122CONFIG_SPL_DM_REGULATOR_FIXED=y
Lokesh Vutlade5de2a2018-11-02 19:51:10 +0530[diff] [blame]123CONFIG_DM_REGULATOR_GPIO=y
124CONFIG_SPL_DM_REGULATOR_GPIO=y
Tero Kristo5acf5012019-10-24 15:01:01 +0530[diff] [blame]125CONFIG_DM_REGULATOR_TPS62360=y
Lokesh Vutlade5de2a2018-11-02 19:51:10 +0530[diff] [blame]126CONFIG_RAM=y
127CONFIG_SPL_RAM=y
128CONFIG_K3_SYSTEM_CONTROLLER=y
Lokesh Vutla247418b2019-06-07 19:25:59 +0530[diff] [blame]129CONFIG_REMOTEPROC_TI_K3_ARM64=y
Lokesh Vutlade5de2a2018-11-02 19:51:10 +0530[diff] [blame]130CONFIG_RESET_TI_SCI=y
131CONFIG_DM_SERIAL=y
Tom Rini84610272020-07-28 08:46:52 -0400[diff] [blame]132CONFIG_SOC_DEVICE=y
133CONFIG_SOC_DEVICE_TI_K3=y
Vignesh Raghavendra0242ba22020-02-04 11:09:56 +0530[diff] [blame]134CONFIG_SOC_TI=y
135CONFIG_SPI=y
136CONFIG_DM_SPI=y
137CONFIG_CADENCE_QSPI=y
Lokesh Vutlade5de2a2018-11-02 19:51:10 +0530[diff] [blame]138CONFIG_SYSRESET=y
Kever Yang525ea472019-04-02 20:41:25 +0800[diff] [blame]139CONFIG_SPL_SYSRESET=y
Lokesh Vutlade5de2a2018-11-02 19:51:10 +0530[diff] [blame]140CONFIG_SYSRESET_TI_SCI=y
141CONFIG_TIMER=y
142CONFIG_SPL_TIMER=y
143CONFIG_OMAP_TIMER=y
Andreas Dannenbergf595cac2019-06-04 17:55:51 -0500[diff] [blame]144CONFIG_FS_FAT_MAX_CLUSTSIZE=16384