blob: 159857d32f1941caf5b9d92d4983f93c193228e1 [file] [log] [blame]
Sedji Gaouaou538566d2009-07-09 10:16:29 +02001/*
2 * (C) Copyright 2007-2008
Stelian Pop5ee0c7f2011-11-01 00:00:39 +01003 * Stelian Pop <stelian@popies.net>
Sedji Gaouaou538566d2009-07-09 10:16:29 +02004 * Lead Tech Design <www.leadtechdesign.com>
5 *
6 * Configuation settings for the AT91SAM9M10G45EK board(and AT91SAM9G45EKES).
7 *
8 * See file CREDITS for list of people who contributed to this
9 * project.
10 *
11 * This program is free software; you can redistribute it and/or
12 * modify it under the terms of the GNU General Public License as
13 * published by the Free Software Foundation; either version 2 of
14 * the License, or (at your option) any later version.
15 *
16 * This program is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 * GNU General Public License for more details.
20 *
21 * You should have received a copy of the GNU General Public License
22 * along with this program; if not, write to the Free Software
23 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
24 * MA 02111-1307 USA
25 */
26
27#ifndef __CONFIG_H
28#define __CONFIG_H
29
Thomas Petazzonia5e85762011-08-04 11:08:50 +000030#include <asm/hardware.h>
31
Jens Scharsig128ecd02010-02-03 22:45:42 +010032#define CONFIG_AT91_LEGACY
Thomas Petazzonia5e85762011-08-04 11:08:50 +000033#define CONFIG_ATMEL_LEGACY /* required until (g)pio is fixed */
Jens Scharsig128ecd02010-02-03 22:45:42 +010034
Sedji Gaouaou538566d2009-07-09 10:16:29 +020035/* ARM asynchronous clock */
Thomas Petazzonia5e85762011-08-04 11:08:50 +000036#define CONFIG_SYS_AT91_SLOW_CLOCK 32768
37#define CONFIG_SYS_AT91_MAIN_CLOCK 12000000 /* from 12 MHz crystal */
38#define CONFIG_SYS_HZ 1000
Sedji Gaouaou538566d2009-07-09 10:16:29 +020039
Thomas Petazzonia5e85762011-08-04 11:08:50 +000040#define CONFIG_AT91SAM9M10G45EK
41#define CONFIG_AT91FAMILY
Sedji Gaouaou538566d2009-07-09 10:16:29 +020042#define CONFIG_ARCH_CPU_INIT
43#undef CONFIG_USE_IRQ /* we don't need IRQ/FIQ stuff */
44
Thomas Petazzonia5e85762011-08-04 11:08:50 +000045#define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
46#define CONFIG_SETUP_MEMORY_TAGS
47#define CONFIG_INITRD_TAG
Sedji Gaouaou538566d2009-07-09 10:16:29 +020048#define CONFIG_SKIP_LOWLEVEL_INIT
Thomas Petazzonia5e85762011-08-04 11:08:50 +000049#define CONFIG_BOARD_EARLY_INIT_F
50#define CONFIG_DISPLAY_CPUINFO
51
52/* general purpose I/O */
53#define CONFIG_ATMEL_LEGACY /* required until (g)pio is fixed */
54#define CONFIG_AT91_GPIO
55#define CONFIG_AT91_GPIO_PULLUP 1 /* keep pullups on peripheral pins */
56
57/* serial console */
58#define CONFIG_ATMEL_USART
59#define CONFIG_USART_BASE ATMEL_BASE_DBGU
60#define CONFIG_USART_ID ATMEL_ID_SYS
61
62/*
63 * This needs to be defined for the OHCI code to work but it is defined as
64 * ATMEL_ID_UHPHS in the CPU specific header files.
65 */
66#define ATMEL_ID_UHP ATMEL_ID_UHPHS
Sedji Gaouaou538566d2009-07-09 10:16:29 +020067
68/*
Thomas Petazzonia5e85762011-08-04 11:08:50 +000069 * Specify the clock enable bit in the PMC_SCER register.
Sedji Gaouaou538566d2009-07-09 10:16:29 +020070 */
Thomas Petazzonia5e85762011-08-04 11:08:50 +000071#define ATMEL_PMC_UHP AT91SAM926x_PMC_UHP
Sedji Gaouaou538566d2009-07-09 10:16:29 +020072
73/* LCD */
Thomas Petazzonia5e85762011-08-04 11:08:50 +000074#define CONFIG_LCD
Sedji Gaouaou538566d2009-07-09 10:16:29 +020075#define LCD_BPP LCD_COLOR8
Thomas Petazzonia5e85762011-08-04 11:08:50 +000076#define CONFIG_LCD_LOGO
Sedji Gaouaou538566d2009-07-09 10:16:29 +020077#undef LCD_TEST_PATTERN
Thomas Petazzonia5e85762011-08-04 11:08:50 +000078#define CONFIG_LCD_INFO
79#define CONFIG_LCD_INFO_BELOW_LOGO
80#define CONFIG_SYS_WHITE_ON_BLACK
81#define CONFIG_ATMEL_LCD
82#define CONFIG_ATMEL_LCD_RGB565
83#define CONFIG_SYS_CONSOLE_IS_IN_ENV
Sedji Gaouaou538566d2009-07-09 10:16:29 +020084/* board specific(not enough SRAM) */
85#define CONFIG_AT91SAM9G45_LCD_BASE 0x73E00000
86
87/* LED */
88#define CONFIG_AT91_LED
89#define CONFIG_RED_LED AT91_PIN_PD31 /* this is the user1 led */
90#define CONFIG_GREEN_LED AT91_PIN_PD0 /* this is the user2 led */
91
92#define CONFIG_BOOTDELAY 3
93
94/*
95 * BOOTP options
96 */
Thomas Petazzonia5e85762011-08-04 11:08:50 +000097#define CONFIG_BOOTP_BOOTFILESIZE
98#define CONFIG_BOOTP_BOOTPATH
99#define CONFIG_BOOTP_GATEWAY
100#define CONFIG_BOOTP_HOSTNAME
Sedji Gaouaou538566d2009-07-09 10:16:29 +0200101
102/*
103 * Command line configuration.
104 */
105#include <config_cmd_default.h>
106#undef CONFIG_CMD_BDI
107#undef CONFIG_CMD_FPGA
108#undef CONFIG_CMD_IMI
109#undef CONFIG_CMD_IMLS
Sedji Gaouaou538566d2009-07-09 10:16:29 +0200110#undef CONFIG_CMD_LOADS
111
Thomas Petazzonia5e85762011-08-04 11:08:50 +0000112#define CONFIG_CMD_PING
113#define CONFIG_CMD_DHCP
114#define CONFIG_CMD_NAND
115#define CONFIG_CMD_USB
Sedji Gaouaou538566d2009-07-09 10:16:29 +0200116
117/* SDRAM */
118#define CONFIG_NR_DRAM_BANKS 1
Thomas Petazzonia5e85762011-08-04 11:08:50 +0000119#define CONFIG_SYS_SDRAM_BASE ATMEL_BASE_CS6
120#define CONFIG_SYS_SDRAM_SIZE 0x08000000
Sedji Gaouaou538566d2009-07-09 10:16:29 +0200121
Thomas Petazzonia5e85762011-08-04 11:08:50 +0000122#define CONFIG_SYS_INIT_SP_ADDR \
123 (CONFIG_SYS_SDRAM_BASE + 4 * 1024 - GENERATED_GBL_DATA_SIZE)
Sedji Gaouaou538566d2009-07-09 10:16:29 +0200124
Thomas Petazzonia5e85762011-08-04 11:08:50 +0000125/* No NOR flash */
126#define CONFIG_SYS_NO_FLASH
Sedji Gaouaou538566d2009-07-09 10:16:29 +0200127
128/* NAND flash */
129#ifdef CONFIG_CMD_NAND
Sedji Gaouaou538566d2009-07-09 10:16:29 +0200130#define CONFIG_NAND_ATMEL
131#define CONFIG_SYS_MAX_NAND_DEVICE 1
Thomas Petazzonia5e85762011-08-04 11:08:50 +0000132#define CONFIG_SYS_NAND_BASE ATMEL_BASE_CS3
133#define CONFIG_SYS_NAND_DBW_8
Sedji Gaouaou538566d2009-07-09 10:16:29 +0200134/* our ALE is AD21 */
135#define CONFIG_SYS_NAND_MASK_ALE (1 << 21)
136/* our CLE is AD22 */
137#define CONFIG_SYS_NAND_MASK_CLE (1 << 22)
138#define CONFIG_SYS_NAND_ENABLE_PIN AT91_PIN_PC14
139#define CONFIG_SYS_NAND_READY_PIN AT91_PIN_PC8
Wolfgang Denk1f797742009-07-18 21:52:24 +0200140
Sedji Gaouaou538566d2009-07-09 10:16:29 +0200141#endif
142
143/* Ethernet */
Thomas Petazzonia5e85762011-08-04 11:08:50 +0000144#define CONFIG_MACB
145#define CONFIG_RMII
Sedji Gaouaou538566d2009-07-09 10:16:29 +0200146#define CONFIG_NET_RETRY_COUNT 20
Thomas Petazzonia5e85762011-08-04 11:08:50 +0000147#define CONFIG_RESET_PHY_R
Sedji Gaouaou538566d2009-07-09 10:16:29 +0200148
149/* USB */
150#define CONFIG_USB_ATMEL
Thomas Petazzonia5e85762011-08-04 11:08:50 +0000151#define CONFIG_USB_OHCI_NEW
152#define CONFIG_DOS_PARTITION
153#define CONFIG_SYS_USB_OHCI_CPU_INIT
154#define CONFIG_SYS_USB_OHCI_REGS_BASE ATMEL_BASE_HCI
155#define CONFIG_SYS_USB_OHCI_SLOT_NAME "at91sam9g45"
Sedji Gaouaou538566d2009-07-09 10:16:29 +0200156#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 2
Thomas Petazzonia5e85762011-08-04 11:08:50 +0000157#define CONFIG_USB_STORAGE
Sedji Gaouaou538566d2009-07-09 10:16:29 +0200158
Thomas Petazzonia5e85762011-08-04 11:08:50 +0000159#define CONFIG_SYS_LOAD_ADDR 0x22000000 /* load address */
Sedji Gaouaou538566d2009-07-09 10:16:29 +0200160
Thomas Petazzonia5e85762011-08-04 11:08:50 +0000161#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
162#define CONFIG_SYS_MEMTEST_END 0x23e00000
Sedji Gaouaou538566d2009-07-09 10:16:29 +0200163
Thomas Petazzonia5e85762011-08-04 11:08:50 +0000164/* bootstrap + u-boot + env in nandflash */
165#define CONFIG_ENV_IS_IN_NAND
Sedji Gaouaou538566d2009-07-09 10:16:29 +0200166#define CONFIG_ENV_OFFSET 0x60000
167#define CONFIG_ENV_OFFSET_REDUND 0x80000
Thomas Petazzonia5e85762011-08-04 11:08:50 +0000168#define CONFIG_ENV_SIZE 0x20000
Sedji Gaouaou538566d2009-07-09 10:16:29 +0200169
Thomas Petazzonia5e85762011-08-04 11:08:50 +0000170#define CONFIG_BOOTCOMMAND "nand read 0x70000000 0x100000 0x200000;" \
171 "bootm 0x70000000"
172#define CONFIG_BOOTARGS \
173 "console=ttyS0,115200 earlyprintk " \
174 "root=/dev/mtdblock5 " \
175 "mtdparts=atmel_nand:128k(bootstrap)ro," \
176 "256k(uboot)ro,128k(env1)ro,128k(env2)ro," \
177 "2M@1M(linux),-(root) " \
178 "rw rootfstype=jffs2"
Sedji Gaouaou538566d2009-07-09 10:16:29 +0200179
Thomas Petazzonia5e85762011-08-04 11:08:50 +0000180#define CONFIG_BAUDRATE 115200
Sedji Gaouaou538566d2009-07-09 10:16:29 +0200181#define CONFIG_SYS_BAUDRATE_TABLE {115200 , 19200, 38400, 57600, 9600 }
182
183#define CONFIG_SYS_PROMPT "U-Boot> "
184#define CONFIG_SYS_CBSIZE 256
185#define CONFIG_SYS_MAXARGS 16
186#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
Thomas Petazzonia5e85762011-08-04 11:08:50 +0000187#define CONFIG_SYS_LONGHELP
188#define CONFIG_CMDLINE_EDITING
Sedji Gaouaou538566d2009-07-09 10:16:29 +0200189#define CONFIG_AUTO_COMPLETE
190#define CONFIG_SYS_HUSH_PARSER
191#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
192
Sedji Gaouaou538566d2009-07-09 10:16:29 +0200193/*
194 * Size of malloc() pool
195 */
196#define CONFIG_SYS_MALLOC_LEN ROUND(3 * CONFIG_ENV_SIZE + 128*1024, 0x1000)
Sedji Gaouaou538566d2009-07-09 10:16:29 +0200197
198#define CONFIG_STACKSIZE (32*1024) /* regular stack */
199
200#ifdef CONFIG_USE_IRQ
201#error CONFIG_USE_IRQ not supported
202#endif
203
204#endif