blob: feb558023989b6fa0b975c838abe312fb8d528d8 [file] [log] [blame]
Liu Hui-R643434cf4cd72011-01-03 22:27:42 +00001/*
2 * Copyright (C) 2010 Freescale Semiconductor, Inc.
3 *
4 * Configuration settings for the MX53-EVK Freescale board.
5 *
Wolfgang Denkbd8ec7e2013-10-07 13:07:26 +02006 * SPDX-License-Identifier: GPL-2.0+
Liu Hui-R643434cf4cd72011-01-03 22:27:42 +00007 */
8
9#ifndef __CONFIG_H
10#define __CONFIG_H
11
12#define CONFIG_MX53
13
Liu Hui-R643434cf4cd72011-01-03 22:27:42 +000014#define CONFIG_DISPLAY_CPUINFO
15#define CONFIG_DISPLAY_BOARDINFO
16
Fabio Estevam17978382011-09-22 08:07:22 +000017#define CONFIG_MACH_TYPE MACH_TYPE_MX53_EVK
18
Liu Hui-R643434cf4cd72011-01-03 22:27:42 +000019#include <asm/arch/imx-regs.h>
20
Fabio Estevamb1574ff2011-10-27 01:32:43 +000021#define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
Fabio Estevamb1574ff2011-10-27 01:32:43 +000022#define CONFIG_SETUP_MEMORY_TAGS
23#define CONFIG_INITRD_TAG
Fabio Estevam5db5f412013-04-24 14:44:26 +000024#define CONFIG_REVISION_TAG
Liu Hui-R643434cf4cd72011-01-03 22:27:42 +000025
Gong Qianyu52de2e52015-10-26 19:47:42 +080026#define CONFIG_SYS_FSL_CLK
Fabio Estevam31ab5852014-04-22 15:34:58 -030027
Liu Hui-R643434cf4cd72011-01-03 22:27:42 +000028/* Size of malloc() pool */
29#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 2 * 1024 * 1024)
30
31#define CONFIG_BOARD_EARLY_INIT_F
Helmut Raigerd5a184b2011-10-20 04:19:47 +000032#define CONFIG_BOARD_LATE_INIT
Liu Hui-R643434cf4cd72011-01-03 22:27:42 +000033#define CONFIG_MXC_GPIO
34
35#define CONFIG_MXC_UART
Stefano Babic1ca47d92011-11-22 15:22:39 +010036#define CONFIG_MXC_UART_BASE UART1_BASE
Liu Hui-R643434cf4cd72011-01-03 22:27:42 +000037
38/* I2C Configs */
trem03997412013-09-21 18:13:36 +020039#define CONFIG_SYS_I2C
40#define CONFIG_SYS_I2C_MXC
Albert ARIBAUD \\(3ADEV\\)eb943872015-09-21 22:43:38 +020041#define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
42#define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
York Sunf1a52162015-03-20 10:20:40 -070043#define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
Liu Hui-R643434cf4cd72011-01-03 22:27:42 +000044
45/* PMIC Configs */
Ɓukasz Majewski1b6d9ed2012-11-13 03:22:14 +000046#define CONFIG_POWER
47#define CONFIG_POWER_I2C
48#define CONFIG_POWER_FSL
Liu Hui-R643434cf4cd72011-01-03 22:27:42 +000049#define CONFIG_SYS_FSL_PMIC_I2C_ADDR 8
Simon Glass02229812014-05-20 06:01:34 -060050#define CONFIG_POWER_FSL_MC13892
Fabio Estevamaf98ea02011-10-25 01:44:19 +000051#define CONFIG_RTC_MC13XXX
Liu Hui-R643434cf4cd72011-01-03 22:27:42 +000052
53/* MMC Configs */
54#define CONFIG_FSL_ESDHC
55#define CONFIG_SYS_FSL_ESDHC_ADDR 0
56#define CONFIG_SYS_FSL_ESDHC_NUM 2
57
58#define CONFIG_MMC
Liu Hui-R643434cf4cd72011-01-03 22:27:42 +000059#define CONFIG_GENERIC_MMC
Liu Hui-R643434cf4cd72011-01-03 22:27:42 +000060#define CONFIG_DOS_PARTITION
61
62/* Eth Configs */
Liu Hui-R643434cf4cd72011-01-03 22:27:42 +000063#define CONFIG_MII
Liu Hui-R643434cf4cd72011-01-03 22:27:42 +000064
65#define CONFIG_FEC_MXC
66#define IMX_FEC_BASE FEC_BASE_ADDR
67#define CONFIG_FEC_MXC_PHYADDR 0x1F
68
Fabio Estevamaf98ea02011-10-25 01:44:19 +000069#define CONFIG_CMD_DATE
Liu Hui-R643434cf4cd72011-01-03 22:27:42 +000070
Troy Kiskydd793fc2012-08-15 10:31:22 +000071/* Miscellaneous commands */
72#define CONFIG_CMD_BMODE
73
Liu Hui-R643434cf4cd72011-01-03 22:27:42 +000074/* allow to overwrite serial and ethaddr */
75#define CONFIG_ENV_OVERWRITE
76#define CONFIG_CONS_INDEX 1
77#define CONFIG_BAUDRATE 115200
Liu Hui-R643434cf4cd72011-01-03 22:27:42 +000078
79/* Command definition */
Liu Hui-R643434cf4cd72011-01-03 22:27:42 +000080#define CONFIG_BOOTDELAY 3
81
Wolfgang Grandegger96529e22011-10-17 08:21:56 +000082#define CONFIG_ETHPRIME "FEC0"
Liu Hui-R643434cf4cd72011-01-03 22:27:42 +000083
84#define CONFIG_LOADADDR 0x70800000 /* loadaddr env var */
85#define CONFIG_SYS_TEXT_BASE 0x77800000
86
87#define CONFIG_EXTRA_ENV_SETTINGS \
88 "script=boot.scr\0" \
89 "uimage=uImage\0" \
90 "mmcdev=0\0" \
91 "mmcpart=2\0" \
92 "mmcroot=/dev/mmcblk0p3 rw\0" \
93 "mmcrootfstype=ext3 rootwait\0" \
94 "mmcargs=setenv bootargs console=ttymxc0,${baudrate} " \
95 "root=${mmcroot} " \
96 "rootfstype=${mmcrootfstype}\0" \
97 "loadbootscript=" \
98 "fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \
99 "bootscript=echo Running bootscript from mmc ...; " \
100 "source\0" \
101 "loaduimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${uimage}\0" \
102 "mmcboot=echo Booting from mmc ...; " \
103 "run mmcargs; " \
104 "bootm\0" \
105 "netargs=setenv bootargs console=ttymxc0,${baudrate} " \
106 "root=/dev/nfs " \
107 "ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \
108 "netboot=echo Booting from net ...; " \
109 "run netargs; " \
110 "dhcp ${uimage}; bootm\0" \
111
112#define CONFIG_BOOTCOMMAND \
Andrew Bradforde1c7c8a2012-10-01 05:06:52 +0000113 "mmc dev ${mmcdev}; if mmc rescan; then " \
Liu Hui-R643434cf4cd72011-01-03 22:27:42 +0000114 "if run loadbootscript; then " \
115 "run bootscript; " \
116 "else " \
117 "if run loaduimage; then " \
118 "run mmcboot; " \
119 "else run netboot; " \
120 "fi; " \
121 "fi; " \
122 "else run netboot; fi"
123
124#define CONFIG_ARP_TIMEOUT 200UL
125
126/* Miscellaneous configurable options */
127#define CONFIG_SYS_LONGHELP /* undef to save memory */
Liu Hui-R643434cf4cd72011-01-03 22:27:42 +0000128#define CONFIG_AUTO_COMPLETE
129#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
130
131/* Print Buffer Size */
132#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
133#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
134#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
135
136#define CONFIG_SYS_MEMTEST_START 0x70000000
Fabio Estevam8d790c72012-02-09 14:25:09 +0000137#define CONFIG_SYS_MEMTEST_END 0x70010000
Liu Hui-R643434cf4cd72011-01-03 22:27:42 +0000138
139#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
140
Liu Hui-R643434cf4cd72011-01-03 22:27:42 +0000141#define CONFIG_CMDLINE_EDITING
142
Liu Hui-R643434cf4cd72011-01-03 22:27:42 +0000143/* Physical Memory Map */
144#define CONFIG_NR_DRAM_BANKS 1
145#define PHYS_SDRAM_1 CSD0_BASE_ADDR
146#define PHYS_SDRAM_1_SIZE (512 * 1024 * 1024)
147
148#define CONFIG_SYS_SDRAM_BASE (PHYS_SDRAM_1)
149#define CONFIG_SYS_INIT_RAM_ADDR (IRAM_BASE_ADDR)
150#define CONFIG_SYS_INIT_RAM_SIZE (IRAM_SIZE)
151
152#define CONFIG_SYS_INIT_SP_OFFSET \
153 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
154#define CONFIG_SYS_INIT_SP_ADDR \
155 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
156
157/* FLASH and environment organization */
158#define CONFIG_SYS_NO_FLASH
159
160#define CONFIG_ENV_OFFSET (6 * 64 * 1024)
161#define CONFIG_ENV_SIZE (8 * 1024)
162#define CONFIG_ENV_IS_IN_MMC
163#define CONFIG_SYS_MMC_ENV_DEV 0
164
Liu Hui-R643434cf4cd72011-01-03 22:27:42 +0000165#endif /* __CONFIG_H */