blob: 1b6717232c791eb842a0d709a3ddf23a943942af [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
Gururaja Hebbar K R76873a62008-08-25 11:30:29 +02002/*
3 * (C) Copyright 2008
4 * Gururaja Hebbar gururajakr@sanyo.co.in
5 *
6 * reference linux-2.6.20.6/drivers/rtc/rtc-pl031.c
Gururaja Hebbar K R76873a62008-08-25 11:30:29 +02007 */
8
9#include <common.h>
10#include <command.h>
AKASHI Takahirocbba1552018-09-14 17:06:53 +090011#include <dm.h>
12#include <errno.h>
Simon Glass0f2af882020-05-10 11:40:05 -060013#include <log.h>
Gururaja Hebbar K R76873a62008-08-25 11:30:29 +020014#include <rtc.h>
AKASHI Takahirocbba1552018-09-14 17:06:53 +090015#include <asm/io.h>
16#include <asm/types.h>
Gururaja Hebbar K R76873a62008-08-25 11:30:29 +020017
18/*
19 * Register definitions
20 */
21#define RTC_DR 0x00 /* Data read register */
22#define RTC_MR 0x04 /* Match register */
23#define RTC_LR 0x08 /* Data load register */
24#define RTC_CR 0x0c /* Control register */
25#define RTC_IMSC 0x10 /* Interrupt mask and set register */
26#define RTC_RIS 0x14 /* Raw interrupt status register */
27#define RTC_MIS 0x18 /* Masked interrupt status register */
28#define RTC_ICR 0x1c /* Interrupt clear register */
29
30#define RTC_CR_START (1 << 0)
31
AKASHI Takahirocbba1552018-09-14 17:06:53 +090032struct pl031_platdata {
33 phys_addr_t base;
34};
Gururaja Hebbar K R76873a62008-08-25 11:30:29 +020035
AKASHI Takahirocbba1552018-09-14 17:06:53 +090036static inline u32 pl031_read_reg(struct udevice *dev, int reg)
37{
38 struct pl031_platdata *pdata = dev_get_platdata(dev);
Gururaja Hebbar K R76873a62008-08-25 11:30:29 +020039
AKASHI Takahirocbba1552018-09-14 17:06:53 +090040 return readl(pdata->base + reg);
41}
42
43static inline u32 pl031_write_reg(struct udevice *dev, int reg, u32 value)
Gururaja Hebbar K R76873a62008-08-25 11:30:29 +020044{
AKASHI Takahirocbba1552018-09-14 17:06:53 +090045 struct pl031_platdata *pdata = dev_get_platdata(dev);
Gururaja Hebbar K R76873a62008-08-25 11:30:29 +020046
AKASHI Takahirocbba1552018-09-14 17:06:53 +090047 return writel(value, pdata->base + reg);
Gururaja Hebbar K R76873a62008-08-25 11:30:29 +020048}
49
50/*
AKASHI Takahirocbba1552018-09-14 17:06:53 +090051 * Probe RTC device
52 */
53static int pl031_probe(struct udevice *dev)
54{
55 /* Enable RTC Start in Control register*/
56 pl031_write_reg(dev, RTC_CR, RTC_CR_START);
57
58 return 0;
59}
60
61/*
62 * Get the current time from the RTC
Gururaja Hebbar K R76873a62008-08-25 11:30:29 +020063 */
AKASHI Takahirocbba1552018-09-14 17:06:53 +090064static int pl031_get(struct udevice *dev, struct rtc_time *tm)
Gururaja Hebbar K R76873a62008-08-25 11:30:29 +020065{
AKASHI Takahirocbba1552018-09-14 17:06:53 +090066 unsigned long tim;
67
68 if (!tm)
69 return -EINVAL;
70
71 tim = pl031_read_reg(dev, RTC_DR);
72
73 rtc_to_tm(tim, tm);
74
75 debug("Get DATE: %4d-%02d-%02d (wday=%d) TIME: %2d:%02d:%02d\n",
76 tm->tm_year, tm->tm_mon, tm->tm_mday, tm->tm_wday,
77 tm->tm_hour, tm->tm_min, tm->tm_sec);
78
79 return 0;
Gururaja Hebbar K R76873a62008-08-25 11:30:29 +020080}
81
82/*
83 * Set the RTC
AKASHI Takahirocbba1552018-09-14 17:06:53 +090084 */
85static int pl031_set(struct udevice *dev, const struct rtc_time *tm)
Gururaja Hebbar K R76873a62008-08-25 11:30:29 +020086{
87 unsigned long tim;
88
AKASHI Takahirocbba1552018-09-14 17:06:53 +090089 if (!tm)
90 return -EINVAL;
Gururaja Hebbar K R76873a62008-08-25 11:30:29 +020091
AKASHI Takahirocbba1552018-09-14 17:06:53 +090092 debug("Set DATE: %4d-%02d-%02d (wday=%d) TIME: %2d:%02d:%02d\n",
93 tm->tm_year, tm->tm_mon, tm->tm_mday, tm->tm_wday,
94 tm->tm_hour, tm->tm_min, tm->tm_sec);
Gururaja Hebbar K R76873a62008-08-25 11:30:29 +020095
96 /* Calculate number of seconds this incoming time represents */
AKASHI Takahirocbba1552018-09-14 17:06:53 +090097 tim = rtc_mktime(tm);
Gururaja Hebbar K R76873a62008-08-25 11:30:29 +020098
AKASHI Takahirocbba1552018-09-14 17:06:53 +090099 pl031_write_reg(dev, RTC_LR, tim);
Jean-Christophe PLAGNIOL-VILLARD97a2e102008-09-01 23:06:23 +0200100
AKASHI Takahirocbba1552018-09-14 17:06:53 +0900101 return 0;
Gururaja Hebbar K R76873a62008-08-25 11:30:29 +0200102}
103
104/*
AKASHI Takahirocbba1552018-09-14 17:06:53 +0900105 * Reset the RTC. We set the date back to 1970-01-01.
Gururaja Hebbar K R76873a62008-08-25 11:30:29 +0200106 */
AKASHI Takahirocbba1552018-09-14 17:06:53 +0900107static int pl031_reset(struct udevice *dev)
Gururaja Hebbar K R76873a62008-08-25 11:30:29 +0200108{
AKASHI Takahirocbba1552018-09-14 17:06:53 +0900109 pl031_write_reg(dev, RTC_LR, 0);
Gururaja Hebbar K R76873a62008-08-25 11:30:29 +0200110
AKASHI Takahirocbba1552018-09-14 17:06:53 +0900111 return 0;
112}
Gururaja Hebbar K R76873a62008-08-25 11:30:29 +0200113
AKASHI Takahirocbba1552018-09-14 17:06:53 +0900114static const struct rtc_ops pl031_ops = {
115 .get = pl031_get,
116 .set = pl031_set,
117 .reset = pl031_reset,
118};
Gururaja Hebbar K R76873a62008-08-25 11:30:29 +0200119
AKASHI Takahirocbba1552018-09-14 17:06:53 +0900120static const struct udevice_id pl031_ids[] = {
121 { .compatible = "arm,pl031" },
122 { }
123};
Gururaja Hebbar K R76873a62008-08-25 11:30:29 +0200124
AKASHI Takahirocbba1552018-09-14 17:06:53 +0900125static int pl031_ofdata_to_platdata(struct udevice *dev)
126{
127 struct pl031_platdata *pdata = dev_get_platdata(dev);
Gururaja Hebbar K R76873a62008-08-25 11:30:29 +0200128
AKASHI Takahirocbba1552018-09-14 17:06:53 +0900129 pdata->base = dev_read_addr(dev);
Gururaja Hebbar K R76873a62008-08-25 11:30:29 +0200130
131 return 0;
132}
133
AKASHI Takahirocbba1552018-09-14 17:06:53 +0900134U_BOOT_DRIVER(rtc_pl031) = {
135 .name = "rtc-pl031",
136 .id = UCLASS_RTC,
137 .of_match = pl031_ids,
138 .probe = pl031_probe,
139 .ofdata_to_platdata = pl031_ofdata_to_platdata,
140 .platdata_auto_alloc_size = sizeof(struct pl031_platdata),
141 .ops = &pl031_ops,
142};