Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 10e4779db8ae6c2784392fa7a1f690645918662d / . / include / configs / rk3288_common.h
blob: f8c793f154919ed2d18eea4cb53b29f984c62157 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -0400[diff] [blame^]1/* SPDX-License-Identifier: GPL-2.0+ */
Simon Glassec3be542015-08-30 16:55:41 -0600[diff] [blame]2/*
3 * (C) Copyright 2015 Google, Inc
Simon Glassec3be542015-08-30 16:55:41 -0600[diff] [blame]4 */
5
6#ifndef __CONFIG_RK3288_COMMON_H
7#define __CONFIG_RK3288_COMMON_H
8
9#include <asm/arch/hardware.h>
Jacob Chen63dc9712016-10-08 13:47:41 +0800[diff] [blame]10#include "rockchip-common.h"
Simon Glassec3be542015-08-30 16:55:41 -0600[diff] [blame]11
Xu Ziyuan68728e82016-08-27 21:53:14 +0800[diff] [blame]12#define CONFIG_SKIP_LOWLEVEL_INIT_ONLY
Simon Glassec3be542015-08-30 16:55:41 -0600[diff] [blame]13#define CONFIG_NR_DRAM_BANKS 1
Simon Glassec3be542015-08-30 16:55:41 -0600[diff] [blame]14#define CONFIG_SYS_MALLOC_LEN (32 << 20)
15#define CONFIG_SYS_CBSIZE 1024
Simon Glassec3be542015-08-30 16:55:41 -0600[diff] [blame]16
17#define CONFIG_SYS_TIMER_RATE (24 * 1000 * 1000)
huang lin8db3e242015-11-17 14:20:09 +0800[diff] [blame]18#define CONFIG_SYS_TIMER_BASE 0xff810020 /* TIMER7 */
19#define CONFIG_SYS_TIMER_COUNTER (CONFIG_SYS_TIMER_BASE + 8)
Simon Glassec3be542015-08-30 16:55:41 -0600[diff] [blame]20
Philipp Tomsich798370f2017-06-29 11:21:15 +0200[diff] [blame]21#ifdef CONFIG_SPL_ROCKCHIP_BACK_TO_BROM
Xu Ziyuan5401eb82016-07-12 19:09:49 +0800[diff] [blame]22/* Bootrom will load u-boot binary to 0x0 once return from SPL */
Xu Ziyuan5401eb82016-07-12 19:09:49 +0800[diff] [blame]23#endif
Simon Glassec3be542015-08-30 16:55:41 -0600[diff] [blame]24#define CONFIG_SYS_INIT_SP_ADDR 0x00100000
25#define CONFIG_SYS_LOAD_ADDR 0x00800800
26#define CONFIG_SPL_STACK 0xff718000
Jagan Teki387fd4b2017-09-27 23:03:12 +0530[diff] [blame]27#if defined(CONFIG_SPL_BUILD) && defined(CONFIG_TPL_BOOTROM_SUPPORT)
28# define CONFIG_SPL_TEXT_BASE 0x0
29#else
Kever Yang5f651fd2017-10-10 16:21:05 +0200[diff] [blame]30# define CONFIG_SPL_TEXT_BASE 0xff704000
Jagan Teki387fd4b2017-09-27 23:03:12 +0530[diff] [blame]31#endif
Simon Glassec3be542015-08-30 16:55:41 -0600[diff] [blame]32
33/* MMC/SD IP block */
Simon Glassec3be542015-08-30 16:55:41 -0600[diff] [blame]34#define CONFIG_BOUNCE_BUFFER
35
Simon Glassec3be542015-08-30 16:55:41 -0600[diff] [blame]36/* RAW SD card / eMMC locations. */
Simon Glassec3be542015-08-30 16:55:41 -0600[diff] [blame]37#define CONFIG_SYS_SPI_U_BOOT_OFFS (128 << 10)
38
39/* FAT sd card locations. */
40#define CONFIG_SYS_MMCSD_FS_BOOT_PARTITION 1
41#define CONFIG_SPL_FS_LOAD_PAYLOAD_NAME "u-boot.img"
42
Simon Glassec3be542015-08-30 16:55:41 -0600[diff] [blame]43#define CONFIG_SYS_SDRAM_BASE 0
44#define CONFIG_NR_DRAM_BANKS 1
45#define SDRAM_BANK_SIZE (2UL << 30)
Kever Yang5db9e672017-06-23 16:11:05 +0800[diff] [blame]46#define SDRAM_MAX_SIZE 0xfe000000
Simon Glassec3be542015-08-30 16:55:41 -0600[diff] [blame]47
48#define CONFIG_SPI_FLASH
Simon Glassec3be542015-08-30 16:55:41 -0600[diff] [blame]49#define CONFIG_SF_DEFAULT_SPEED 20000000
50
jk.kernel@gmail.com376bcc62016-07-26 18:28:24 +0800[diff] [blame]51#ifndef CONFIG_SPL_BUILD
Xu Ziyuana11a53f2016-07-15 00:26:59 +0800[diff] [blame]52/* usb otg */
Xu Ziyuana11a53f2016-07-15 00:26:59 +0800[diff] [blame]53
Xu Ziyuanb653b472016-08-03 11:55:06 +0800[diff] [blame]54/* usb mass storage */
Xu Ziyuanb653b472016-08-03 11:55:06 +0800[diff] [blame]55#define CONFIG_CMD_USB_MASS_STORAGE
56
Kever Yangf7d6def2016-11-24 15:29:51 +0800[diff] [blame]57/* usb host support */
Sjoerd Simons427418b2015-08-30 16:55:48 -0600[diff] [blame]58#define ENV_MEM_LAYOUT_SETTINGS \
59 "scriptaddr=0x00000000\0" \
60 "pxefile_addr_r=0x00100000\0" \
61 "fdt_addr_r=0x01f00000\0" \
62 "kernel_addr_r=0x02000000\0" \
63 "ramdisk_addr_r=0x04000000\0"
64
Sjoerd Simons427418b2015-08-30 16:55:48 -0600[diff] [blame]65#include <config_distro_bootcmd.h>
66
Sandy Pattersonf4526ef2016-07-11 13:38:52 -0400[diff] [blame]67/* Linux fails to load the fdt if it's loaded above 256M on a Rock 2 board, so
Sjoerd Simons427418b2015-08-30 16:55:48 -0600[diff] [blame]68 * limit the fdt reallocation to that */
69#define CONFIG_EXTRA_ENV_SETTINGS \
Sandy Pattersonf4526ef2016-07-11 13:38:52 -0400[diff] [blame]70 "fdt_high=0x0fffffff\0" \
71 "initrd_high=0x0fffffff\0" \
Heinrich Schuchardt409e10a2018-04-13 00:45:57 +0200[diff] [blame]72 "fdtfile=" CONFIG_DEFAULT_DEVICE_TREE ".dtb\0" \
Xu Ziyuan05c3ca62016-08-03 11:55:05 +0800[diff] [blame]73 "partitions=" PARTS_DEFAULT \
Sjoerd Simons427418b2015-08-30 16:55:48 -0600[diff] [blame]74 ENV_MEM_LAYOUT_SETTINGS \
Simon Glasscf88b7c2016-01-21 19:44:13 -0700[diff] [blame]75 ROCKCHIP_DEVICE_SETTINGS \
Sjoerd Simons427418b2015-08-30 16:55:48 -0600[diff] [blame]76 BOOTENV
Simon Glassec3be542015-08-30 16:55:41 -0600[diff] [blame]77#endif
78
Jacob Chenc95f3782016-09-19 18:46:28 +0800[diff] [blame]79#define CONFIG_PREBOOT
80
Simon Glassec3be542015-08-30 16:55:41 -0600[diff] [blame]81#endif