Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 105417607921b37d7be9ea90c53ddc3a39318550 / . / configs / ls1046aqds_SECURE_BOOT_defconfig
blob: 3de326609a43f4360d587c6b1ce281ac6a7adcd0 [file] [log] [blame]
Sumit Gargca697012017-03-23 13:48:17 +0530[diff] [blame]1CONFIG_ARM=y
2CONFIG_TARGET_LS1046AQDS=y
Tom Rini07edfae2018-02-03 12:10:38 -0500[diff] [blame]3CONFIG_SYS_TEXT_BASE=0x60100000
Tom Rini79f4eea2017-05-01 11:41:11 -0400[diff] [blame]4CONFIG_SECURE_BOOT=y
Sumit Gargca697012017-03-23 13:48:17 +0530[diff] [blame]5CONFIG_DEFAULT_DEVICE_TREE="fsl-ls1046a-qds-duart"
Tom Rini732aa4a2018-02-10 16:54:38 -0500[diff] [blame]6CONFIG_DISTRO_DEFAULTS=y
Tom Rinif2260382018-08-16 08:16:24 -0400[diff] [blame]7CONFIG_NR_DRAM_BANKS=2
Sumit Gargca697012017-03-23 13:48:17 +0530[diff] [blame]8CONFIG_FIT=y
9CONFIG_FIT_VERBOSE=y
10CONFIG_OF_BOARD_SETUP=y
Sumit Gargca697012017-03-23 13:48:17 +0530[diff] [blame]11CONFIG_BOOTDELAY=10
Sam Protsenkobd7bffe2017-08-14 20:22:17 +0300[diff] [blame]12CONFIG_USE_BOOTARGS=y
13CONFIG_BOOTARGS="console=ttyS0,115200 root=/dev/ram0 earlycon=uart8250,mmio,0x21c0500 mtdparts=60000000.nor:2m@0x100000(nor_bank0_uboot),40m@0x1100000(nor_bank0_fit),7m(nor_bank0_user),2m@0x4100000(nor_bank4_uboot),40m@0x5100000(nor_bank4_fit),-(nor_bank4_user);7e800000.flash:4m(nand_uboot),36m(nand_kernel),472m(nand_free);spi0.0:2m(uboot),14m(free)"
Tom Rini732aa4a2018-02-10 16:54:38 -0500[diff] [blame]14# CONFIG_USE_BOOTCOMMAND is not set
Adam Ford10541762018-07-29 13:13:29 -0500[diff] [blame^]15CONFIG_MISC_INIT_R=y
Sumit Gargca697012017-03-23 13:48:17 +0530[diff] [blame]16CONFIG_CMD_BOOTZ=y
Tuomas Tynkkynen28d56bd2017-10-08 21:48:01 +0300[diff] [blame]17CONFIG_CMD_IMLS=y
Sumit Gargca697012017-03-23 13:48:17 +0530[diff] [blame]18CONFIG_CMD_GREPENV=y
Sumit Gargca697012017-03-23 13:48:17 +0530[diff] [blame]19CONFIG_CMD_MEMINFO=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]20CONFIG_CMD_MEMTEST=y
Sumit Gargca697012017-03-23 13:48:17 +0530[diff] [blame]21CONFIG_CMD_GPT=y
Simon Glassc88a09a2017-08-04 16:34:34 -0600[diff] [blame]22CONFIG_CMD_I2C=y
Sumit Gargca697012017-03-23 13:48:17 +0530[diff] [blame]23CONFIG_CMD_MMC=y
Tom Rini00448d22017-07-28 21:31:42 -0400[diff] [blame]24CONFIG_CMD_NAND=y
Simon Glassc88a09a2017-08-04 16:34:34 -0600[diff] [blame]25CONFIG_CMD_PCI=y
Sumit Gargca697012017-03-23 13:48:17 +0530[diff] [blame]26CONFIG_CMD_SF=y
Tom Rinie791a022017-08-11 11:20:19 -0400[diff] [blame]27CONFIG_CMD_USB=y
Sumit Gargca697012017-03-23 13:48:17 +0530[diff] [blame]28CONFIG_CMD_CACHE=y
Siva Durga Prasad Paladugu8e45f1a2018-06-19 12:24:23 +0200[diff] [blame]29CONFIG_MP=y
Tom Rini5ad8e112017-10-22 17:55:07 -0400[diff] [blame]30CONFIG_MTDPARTS_DEFAULT="mtdparts=60000000.nor:2m@0x100000(nor_bank0_uboot),40m@0x1100000(nor_bank0_fit),7m(nor_bank0_user),2m@0x4100000(nor_bank4_uboot),40m@0x5100000(nor_bank4_fit),-(nor_bank4_user);7e800000.flash:4m(nand_uboot),36m(nand_kernel),472m(nand_free);spi0.0:2m(uboot),14m(free)"
Sumit Gargca697012017-03-23 13:48:17 +0530[diff] [blame]31CONFIG_OF_CONTROL=y
32CONFIG_DM=y
Mario Six41d7d972018-03-28 14:38:19 +0200[diff] [blame]33CONFIG_FSL_ESDHC=y
Sumit Gargca697012017-03-23 13:48:17 +0530[diff] [blame]34CONFIG_MTD_NOR_FLASH=y
35CONFIG_SPI_FLASH=y
Alexandru Gagniucd83e98c2017-08-01 17:19:59 -0700[diff] [blame]36CONFIG_PHYLIB=y
Sumit Gargca697012017-03-23 13:48:17 +0530[diff] [blame]37CONFIG_E1000=y
38CONFIG_PCI=y
39CONFIG_DM_PCI=y
40CONFIG_DM_PCI_COMPAT=y
41CONFIG_PCIE_LAYERSCAPE=y
42CONFIG_SYS_NS16550=y
Adam Ford4e96ff82018-04-15 13:51:26 -0400[diff] [blame]43CONFIG_SPI=y
Sumit Gargca697012017-03-23 13:48:17 +0530[diff] [blame]44CONFIG_DM_SPI=y
45CONFIG_FSL_DSPI=y
46CONFIG_USB=y
47CONFIG_DM_USB=y
Tom Rini504997e2017-08-25 17:50:26 -0400[diff] [blame]48CONFIG_USB_XHCI_HCD=y
49CONFIG_USB_XHCI_DWC3=y
50CONFIG_USB_STORAGE=y
Sumit Gargca697012017-03-23 13:48:17 +0530[diff] [blame]51CONFIG_RSA=y