blob: 1cb35782541ccfe96314d54eda6b427ebaacc2e2 [file] [log] [blame]
Enric Balletbò i Serra9d89b082015-09-07 07:43:20 +02001/*
2 * am335x_sl50.h
3 *
4 * Copyright (C) 2015 Toby Churchill Ltd - http://www.toby-churchill.com/
5 *
6 * SPDX-License-Identifier: GPL-2.0+
7 */
8
9#ifndef __CONFIG_AM335X_EVM_H
10#define __CONFIG_AM335X_EVM_H
11
12#include <configs/ti_am335x_common.h>
Enric Balletbò i Serra9d89b082015-09-07 07:43:20 +020013
14#ifndef CONFIG_SPL_BUILD
Enric Balletbò i Serra9d89b082015-09-07 07:43:20 +020015# define CONFIG_TIMESTAMP
Enric Balletbò i Serra9d89b082015-09-07 07:43:20 +020016#endif
17
18#define CONFIG_SYS_BOOTM_LEN (16 << 20)
19
20/*#define CONFIG_MACH_TYPE 3589 Until the next sync */
Enric Balletbò i Serra9d89b082015-09-07 07:43:20 +020021
22/* Clock Defines */
23#define V_OSCK 24000000 /* Clock output from T2 */
24#define V_SCLK (V_OSCK)
25
26/* Always 128 KiB env size */
27#define CONFIG_ENV_SIZE (128 << 10)
28
Enric Balletbò i Serra9d89b082015-09-07 07:43:20 +020029#define CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
30
31#ifndef CONFIG_SPL_BUILD
32
33#include <config_distro_defaults.h>
34
35#define MEM_LAYOUT_ENV_SETTINGS \
36 "scriptaddr=0x80000000\0" \
37 "pxefile_addr_r=0x80100000\0" \
38 "kernel_addr_r=0x82000000\0" \
39 "fdt_addr_r=0x88000000\0" \
40 "ramdisk_addr_r=0x88080000\0" \
41
42#define BOOT_TARGET_DEVICES(func) \
43 func(MMC, mmc, 0) \
44 func(MMC, mmc, 1)
45
46#define AM335XX_BOARD_FDTFILE \
47 "fdtfile=am335x-sl50.dtb\0" \
48
49#include <config_distro_bootcmd.h>
50
51#define CONFIG_EXTRA_ENV_SETTINGS \
52 AM335XX_BOARD_FDTFILE \
53 MEM_LAYOUT_ENV_SETTINGS \
54 BOOTENV
55
56#endif
57
58/* NS16550 Configuration */
59#define CONFIG_SYS_NS16550_COM1 0x44e09000 /* Base EVM has UART0 */
60#define CONFIG_SYS_NS16550_COM2 0x48022000 /* UART1 */
61#define CONFIG_SYS_NS16550_COM3 0x48024000 /* UART2 */
62#define CONFIG_SYS_NS16550_COM4 0x481a6000 /* UART3 */
63#define CONFIG_SYS_NS16550_COM5 0x481a8000 /* UART4 */
64#define CONFIG_SYS_NS16550_COM6 0x481aa000 /* UART5 */
Enric Balletbò i Serra9d89b082015-09-07 07:43:20 +020065
Enric Balletbò i Serra9d89b082015-09-07 07:43:20 +020066#define CONFIG_ENV_EEPROM_IS_ON_I2C
67#define CONFIG_SYS_I2C_EEPROM_ADDR 0x50 /* Main EEPROM */
68#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2
Enric Balletbò i Serra9d89b082015-09-07 07:43:20 +020069
70/* PMIC support */
71#define CONFIG_POWER_TPS65217
72#define CONFIG_POWER_TPS65910
73
74/* SPL */
Enric Balletbò i Serra9d89b082015-09-07 07:43:20 +020075
76/* Bootcount using the RTC block */
Enric Balletbò i Serra9d89b082015-09-07 07:43:20 +020077#define CONFIG_BOOTCOUNT_AM33XX
78#define CONFIG_SYS_BOOTCOUNT_BE
79
Enric Balletbò i Serra9d89b082015-09-07 07:43:20 +020080#if defined(CONFIG_SPL_BUILD) && defined(CONFIG_SPL_USBETH_SUPPORT)
81/* Remove other SPL modes. */
Enric Balletbò i Serra9d89b082015-09-07 07:43:20 +020082/* disable host part of MUSB in SPL */
83#undef CONFIG_MUSB_HOST
84/* disable EFI partitions and partition UUID support */
Enric Balletbò i Serra9d89b082015-09-07 07:43:20 +020085#endif
86
87#if defined(CONFIG_EMMC_BOOT)
Enric Balletbò i Serra9d89b082015-09-07 07:43:20 +020088#define CONFIG_SYS_MMC_ENV_DEV 1
89#define CONFIG_SYS_MMC_ENV_PART 2
90#define CONFIG_ENV_OFFSET 0x0
91#define CONFIG_ENV_OFFSET_REDUND (CONFIG_ENV_OFFSET + CONFIG_ENV_SIZE)
92#define CONFIG_SYS_REDUNDAND_ENVIRONMENT
93#endif
94
95/* Network. */
Enric Balletbò i Serra9d89b082015-09-07 07:43:20 +020096#define CONFIG_PHY_SMSC
97
98#endif /* ! __CONFIG_AM335X_SL50_H */