Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 0f2e66af2f7b415e71265d865bc842d923ab5304 / . / board / micronas / vct / bcu.h
blob: f52833ab920bde0ef0f1e873d8276ae67fb4baeb [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -0400[diff] [blame]1/* SPDX-License-Identifier: GPL-2.0+ */
Stefan Roese9182d2f2009-01-21 17:24:39 +0100[diff] [blame]2/*
3 * (C) Copyright 2009 Stefan Roese <sr@denx.de>, DENX Software Engineering
4 *
5 * Copyright (C) 2006 Micronas GmbH
Stefan Roese9182d2f2009-01-21 17:24:39 +0100[diff] [blame]6 */
7
8#ifndef _BCU_H
9#define _BCU_H
10
11enum bcu_tags {
12 BCU_VBV1 = 0,
13 BCU_VBV2 = 1,
14 BCU_BSS1 = 2,
15 BCU_BSS2 = 3,
16 BCU_TSD_TXT = 4,
17 BCU_TSD_SUBTITLES = 5,
18 BCU_TSD_PES_0 = 6,
19 BCU_TSD_PES_1 = 7,
20 BCU_TSD_PES_2 = 8,
21 BCU_TSD_PES_3 = 9,
22 BCU_TSIO_RECORD_0 = 10,
23 BCU_TSIO_RECORD_1 = 11,
24 BCU_TSIO_PLAYBACK_0 = 12,
25 BCU_TSIO_PLAYBACK_1 = 13,
26 BCU_SECURE_BUFFER = 14,
27 BCU_PCM1 = 15,
28 BCU_PCM2 = 16,
29 BCU_BSS_COPY = 17,
30 BCU_BSS_EXT1 = 18,
31 BCU_BSS_EXT2 = 19,
32 BCU_PCM_JINGLE = 20,
33 BCU_EBI_CPU_BUFFER = 21,
34 BCU_PCM_DELAY = 22,
35 BCU_FH_BUFFER_0 = 23,
36 BCU_FH_BUFFER_1 = 24,
37 BCU_TSD_SECTION_0 = 25,
38 BCU_TSD_SECTION_1 = 26,
39 BCU_TSD_SECTION_2 = 27,
40 BCU_TSD_SECTION_3 = 28,
41 BCU_TSD_SECTION_4 = 29,
42 BCU_TSD_SECTION_5 = 30,
43 BCU_TSD_SECTION_6 = 31,
44 BCU_TSD_SECTION_7 = 32,
45 BCU_TSD_SECTION_8 = 33,
46 BCU_TSD_SECTION_9 = 34,
47 BCU_TSD_SECTION_10 = 35,
48 BCU_TSD_SECTION_11 = 36,
49 BCU_TSD_SECTION_12 = 37,
50 BCU_TSD_SECTION_13 = 38,
51 BCU_TSD_SECTION_14 = 39,
52 BCU_TSD_SECTION_15 = 40,
53 BCU_TSD_SECTION_16 = 41,
54 BCU_TSD_SECTION_17 = 42,
55 BCU_TSD_SECTION_18 = 43,
56 BCU_TSD_SECTION_19 = 44,
57 BCU_TSD_SECTION_20 = 45,
58 BCU_TSD_SECTION_21 = 46,
59 BCU_TSD_SECTION_22 = 47,
60 BCU_TSD_SECTION_23 = 48,
61 BCU_TSD_SECTION_24 = 49,
62 BCU_TSD_SECTION_25 = 50,
63 BCU_TSD_SECTION_26 = 51,
64 BCU_TSD_SECTION_27 = 52,
65 BCU_TSD_SECTION_28 = 53,
66 BCU_TSD_SECTION_29 = 54,
67 BCU_TSD_SECTION_30 = 55,
68 BCU_TSD_SECTION_31 = 56,
69 BCU_TSD_SECTION_32 = 57,
70 BCU_TSD_SECTION_33 = 58,
71 BCU_TSD_SECTION_34 = 59,
72 BCU_TSD_SECTION_35 = 60,
73 BCU_TSD_SECTION_36 = 61,
74 BCU_TSD_SECTION_37 = 62,
75 BCU_TSD_SECTION_38 = 63,
76 BCU_TSD_SECTION_39 = 64,
77 BCU_TSD_SECTION_40 = 65,
78 BCU_TSD_SECTION_41 = 66,
79 BCU_TSD_SECTION_42 = 67,
80 BCU_TSD_SECTION_43 = 68,
81 BCU_TSD_SECTION_44 = 69,
82 BCU_TSD_SECTION_45 = 70,
83 BCU_TSD_SECTION_46 = 71,
84 BCU_TSD_SECTION_47 = 72,
85 BCU_TSD_SECTION_48 = 73,
86 BCU_TSD_SECTION_49 = 74,
87 BCU_TSD_SECTION_50 = 75,
88 BCU_TSD_SECTION_51 = 76,
89 BCU_TSD_SECTION_52 = 77,
90 BCU_TSD_SECTION_53 = 78,
91 BCU_TSIO_RECORD_2 = 79,
92 BCU_TSIO_RECORD_3 = 80,
93 BCU_TSIO_RECORD_4 = 81,
94 BCU_TSIO_RECORD_5 = 82,
95 BCU_TSIO_RECORD_6 = 83,
96 BCU_TSIO_RECORD_7 = 84,
97 BCU_TSIO_RECORD_8 = 85,
98 BCU_TSIO_RECORD_9 = 86,
99 BCU_PCM_DELAY_LINEAR = 87,
100 BCU_VD_MASTER_USER_DATA = 88,
101 BCU_VD_SLAVE_USER_DATA = 89,
102 BCU_VD_MASTER_REF0 = 90,
103 BCU_VD_MASTER_REF1 = 91,
104 BCU_VD_SLAVE_REF0 = 92,
105 BCU_VD_SLAVE_REF1 = 93,
106 BCU_VD_MASTER_DISP0_Y = 94,
107 BCU_VD_MASTER_DISP1_Y = 95,
108 BCU_VD_MASTER_DISP2_Y = 96,
109 BCU_VD_MASTER_DISP0_C = 97,
110 BCU_VD_MASTER_DISP1_C = 98,
111 BCU_VD_MASTER_DISP2_C = 99,
112 BCU_VD_SLAVE_DISP0_Y = 100,
113 BCU_VD_SLAVE_DISP1_Y = 101,
114 BCU_VD_SLAVE_DISP2_Y = 102,
115 BCU_VD_SLAVE_DISP0_C = 103,
116 BCU_VD_SLAVE_DISP1_C = 104,
117 BCU_VD_SLAVE_DISP2_C = 105,
118 BCU_CLUT_BUFFER_0 = 106,
119 BCU_CLUT_BUFFER_1 = 107,
120 BCU_OSD_FRAME_BUFFER_0 = 108,
121 BCU_OSD_FRAME_BUFFER_1 = 109,
122 BCU_GRAPHIC_FRAME_BUFFER0 = 110,
123 BCU_GRAPHIC_FRAME_BUFFER1 = 111,
124 BCU_DVP_VBI_REINSERTION = 112,
125 BCU_DVP_OSD_FRAME_BUFFER0 = 113,
126 BCU_DVP_OSD_FRAME_BUFFER1 = 114,
127 BCU_GAI_BUFFER = 115,
128 BCU_GA_SRC_BUFFER_0 = 116,
129 BCU_GA_SRC_BUFFER_1 = 117,
130 BCU_USB_BUFFER_0 = 118,
131 BCU_USB_BUFFER_1 = 119,
132 BCU_FE_3DCOMB_0 = 120,
133 BCU_FE_3DCOMB_1 = 121,
134 BCU_FE_3DCOMB_2 = 122,
135 BCU_FE_3DCOMB_3 = 123,
136 BCU_TNR_BUFFER_0 = 124,
137 BCU_TNR_BUFFER_1 = 125,
138 BCU_TNR_BUFFER_2 = 126,
139 BCU_MVAL_BUFFER = 127,
140 BCU_RC_BUFFER_0 = 128,
141 BCU_RC_BUFFER_1 = 129,
142 BCU_RC_BUFFER_2 = 130,
143 BCU_RC_BUFFER_3 = 131,
144 BCU_PIP_BUFFER_0 = 132,
145 BCU_PIP_BUFFER_1 = 133,
146 BCU_PIP_BUFFER_2 = 134,
147 BCU_PIP_BUFFER_3 = 135,
148 BCU_EWARP_BUFFER = 136,
149 BCU_OSD_BUFFER_0 = 137,
150 BCU_OSD_BUFFER_1 = 138,
151 BCU_GLOBAL_BUFFER_0 = 139,
152 BCU_GLOBAL_BUFFER_1 = 140,
153 BCU_MAX = 141
154};
155
156#endif /* _BCU_H */