blob: d01e6ca2e02a804715e206c96b5fab9f9d9089a2 [file] [log] [blame]
Giulio Benetti9dba2622020-01-10 15:51:47 +01001/* SPDX-License-Identifier: GPL-2.0+ */
2/*
3 * Copyright(C) 2019
4 * Author(s): Giulio Benetti <giulio.benetti@benettiengineering.com>
5 */
6
7#ifndef __ASM_ARCH_IMX_REGS_H__
8#define __ASM_ARCH_IMX_REGS_H__
9
10#define ARCH_MXC
11
12#define GPIO1_BASE_ADDR 0x401B8000
13#define GPIO2_BASE_ADDR 0x401BC000
14#define GPIO3_BASE_ADDR 0x401C0000
15#define GPIO4_BASE_ADDR 0x401C4000
16#define GPIO5_BASE_ADDR 0x400C0000
17
18#define ANATOP_BASE_ADDR 0x400d8000
19
Giulio Benetti83677312020-04-08 17:10:14 +020020#define MXS_LCDIF_BASE 0x402b8000
21
22#if !(defined(__KERNEL_STRICT_NAMES) || defined(__ASSEMBLY__))
23#include <asm/mach-imx/regs-lcdif.h>
24#endif
25
Giulio Benetti13ded2c2021-05-20 16:10:15 +020026#define USB_BASE_ADDR 0x402E0000
27#define USB_PHY0_BASE_ADDR 0x400D9000
28#define USB_PHY1_BASE_ADDR 0x400DA000
29
Giulio Benetti9dba2622020-01-10 15:51:47 +010030#endif /* __ASM_ARCH_IMX_REGS_H__ */