Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 0ccbde5b9d6225a2cd04eda394d7d1fb3696acb6 / . / arch / mips / mach-mscc / Kconfig
blob: 367d5248a1ccee7a9577407512a9c66583d62fd4 [file] [log] [blame]
Gregory CLEMENTaf05ee52018-12-14 16:16:47 +0100[diff] [blame]1# SPDX-License-Identifier: (GPL-2.0+ OR MIT)
2
3menu "MSCC VCore-III platforms"
4 depends on ARCH_MSCC
5
6config SOC_VCOREIII
7 select MIPS_TUNE_24KC
8 select ROM_EXCEPTION_VECTORS
Jiaxun Yang33e289a2024-07-17 16:07:02 +0800[diff] [blame]9 select SUPPORT_BIG_ENDIAN
Gregory CLEMENTaf05ee52018-12-14 16:16:47 +0100[diff] [blame]10 select SUPPORTS_CPU_MIPS32_R1
11 select SUPPORTS_CPU_MIPS32_R2
Jiaxun Yang33e289a2024-07-17 16:07:02 +0800[diff] [blame]12 select SUPPORT_LITTLE_ENDIAN
Gregory CLEMENTaf05ee52018-12-14 16:16:47 +0100[diff] [blame]13 bool
14
15config SYS_SOC
16 default "mscc"
17
Lars Povlsen90392822018-12-20 09:56:05 +0100[diff] [blame]18choice
19
20 prompt "SOC Family Variant"
21
Gregory CLEMENTaf05ee52018-12-14 16:16:47 +0100[diff] [blame]22config SOC_OCELOT
Lars Povlsen90392822018-12-20 09:56:05 +0100[diff] [blame]23 bool "Ocelot SOC Family"
Gregory CLEMENTaf05ee52018-12-14 16:16:47 +0100[diff] [blame]24 select SOC_VCOREIII
Lars Povlsen90392822018-12-20 09:56:05 +0100[diff] [blame]25 select DESIGNWARE_SPI
Gregory CLEMENTaf05ee52018-12-14 16:16:47 +0100[diff] [blame]26 help
27 This supports MSCC Ocelot family of SOCs.
28
Gregory CLEMENT819b57212018-12-14 16:16:48 +0100[diff] [blame]29config SOC_LUTON
Lars Povlsen90392822018-12-20 09:56:05 +0100[diff] [blame]30 bool "Luton SOC Family"
Gregory CLEMENT819b57212018-12-14 16:16:48 +0100[diff] [blame]31 select SOC_VCOREIII
32 help
33 This supports MSCC Luton family of SOCs.
34
Horatiu Vultur8a22b882019-01-12 18:56:56 +0100[diff] [blame]35config SOC_JR2
36 bool "Jaguar2 SOC Family"
37 select SOC_VCOREIII
38 select DESIGNWARE_SPI
39 help
40 This supports MSCC Jaguar2 family of SOCs.
41
Horatiu Vulturc15620a2019-01-17 15:33:27 +0100[diff] [blame]42config SOC_SERVALT
43 bool "Servalt SOC Family"
44 select SOC_VCOREIII
45 select MSCC_BB_SPI
46 help
47 This supports MSCC Servalt family of SOCs.
48
Horatiu Vultur914e7872019-01-23 16:39:42 +0100[diff] [blame]49config SOC_SERVAL
50 bool "Serval SOC Family"
51 select SOC_VCOREIII
52 select MSCC_BB_SPI
53 help
54 This supports MSCC Serval family of SOCs.
55
Lars Povlsen90392822018-12-20 09:56:05 +0100[diff] [blame]56endchoice
57
Gregory CLEMENTaf05ee52018-12-14 16:16:47 +0100[diff] [blame]58config SYS_CONFIG_NAME
59 default "vcoreiii"
60
61choice
Gregory CLEMENTaf05ee52018-12-14 16:16:47 +0100[diff] [blame]62 prompt "DDR type"
63
64config DDRTYPE_H5TQ4G63MFR
65 bool "Hynix H5TQ4G63MFR-PBC (4Gbit, DDR3-800, 256Mbitx16)"
66
67config DDRTYPE_MT41K256M16
68 bool "Micron MT41K256M16 (4Gbit, DDR3L-800, 256Mbitx16)"
69
70config DDRTYPE_H5TQ1G63BFA
71 bool "Hynix H5TQ1G63BFA (1Gbit DDR3, x16)"
72
73config DDRTYPE_MT41J128M16HA
74 bool "Micron MT41J128M16HA-15E:D (2Gbit DDR3, x16)"
75
76config DDRTYPE_MT41K128M16JT
77 bool "Micron MT41K128M16JT-125 (2Gbit DDR3L, 128Mbitx16)"
78
79config DDRTYPE_MT47H128M8HQ
80 bool "Micron MT47H128M8-3 (1Gbit, DDR-533@CL4 @ 4.80ns 16Mbisx8x8)"
81
82endchoice
83
Gregory CLEMENTb622f8f2018-12-14 16:16:49 +0100[diff] [blame]84source "board/mscc/ocelot/Kconfig"
85
Gregory CLEMENTdc253e22018-12-14 16:16:50 +0100[diff] [blame]86source "board/mscc/luton/Kconfig"
87
Horatiu Vultur8a22b882019-01-12 18:56:56 +0100[diff] [blame]88source "board/mscc/jr2/Kconfig"
89
Horatiu Vulturc15620a2019-01-17 15:33:27 +0100[diff] [blame]90source "board/mscc/servalt/Kconfig"
Horatiu Vultur914e7872019-01-23 16:39:42 +0100[diff] [blame]91
92source "board/mscc/serval/Kconfig"
Gregory CLEMENTaf05ee52018-12-14 16:16:47 +0100[diff] [blame]93endmenu