Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 0cb89e7cbd1e53b0350451e596c10433e4c90dfd / . / configs / ficus-rk3399_defconfig
blob: d41ee492fec58499ca013e64e5849630c0cafeb8 [file] [log] [blame]
Manivannan Sadhasivam88a0f502018-09-28 00:33:01 +0530[diff] [blame]1CONFIG_ARM=y
Tom Rinie1e85442021-08-27 21:18:30 -0400[diff] [blame]2CONFIG_SKIP_LOWLEVEL_INIT=y
Peng Fanc8a61c02022-04-13 17:47:20 +0800[diff] [blame]3CONFIG_COUNTER_FREQUENCY=24000000
Manivannan Sadhasivam88a0f502018-09-28 00:33:01 +0530[diff] [blame]4CONFIG_ARCH_ROCKCHIP=y
5CONFIG_SYS_TEXT_BASE=0x00200000
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]6CONFIG_ENV_OFFSET=0x3F8000
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]7CONFIG_DEFAULT_DEVICE_TREE="rk3399-ficus"
Tom Rini0332a1a2020-07-06 13:54:25 -0400[diff] [blame]8CONFIG_SPL_TEXT_BASE=0xff8c2000
Manivannan Sadhasivam88a0f502018-09-28 00:33:01 +0530[diff] [blame]9CONFIG_ROCKCHIP_RK3399=y
Manivannan Sadhasivam88a0f502018-09-28 00:33:01 +0530[diff] [blame]10CONFIG_ROCKCHIP_SPL_RESERVE_IRAM=0x4000
Tom Rini929ea652019-01-07 17:46:19 -0500[diff] [blame]11CONFIG_TARGET_ROCK960_RK3399=y
Manivannan Sadhasivam88a0f502018-09-28 00:33:01 +0530[diff] [blame]12CONFIG_DEBUG_UART_BASE=0xFF1A0000
13CONFIG_DEBUG_UART_CLOCK=24000000
Tom Rini0997ee02021-08-23 10:25:31 -0400[diff] [blame]14CONFIG_SYS_LOAD_ADDR=0x800800
Tom Rini4b2fcb32022-04-08 13:36:51 -0400[diff] [blame]15CONFIG_DEBUG_UART=y
Manivannan Sadhasivam88a0f502018-09-28 00:33:01 +0530[diff] [blame]16CONFIG_DISPLAY_BOARDINFO_LATE=y
Tom Riniabb0f522022-05-16 17:20:26 -0400[diff] [blame]17CONFIG_SPL_MAX_SIZE=0x2e000
18CONFIG_SPL_PAD_TO=0x7f8000
Tom Rini0cb89e72022-05-19 15:09:22 -0400[diff] [blame^]19CONFIG_SPL_BSS_MAX_SIZE=0x10000
Kever Yang20673542019-08-20 11:47:02 +0800[diff] [blame]20# CONFIG_SPL_RAW_IMAGE_SUPPORT is not set
Manivannan Sadhasivam88a0f502018-09-28 00:33:01 +0530[diff] [blame]21CONFIG_SPL_STACK_R=y
22CONFIG_SPL_STACK_R_MALLOC_SIMPLE_LEN=0x4000
Manivannan Sadhasivam88a0f502018-09-28 00:33:01 +0530[diff] [blame]23CONFIG_CMD_BOOTZ=y
24CONFIG_CMD_GPT=y
25CONFIG_CMD_MMC=y
Manivannan Sadhasivam88a0f502018-09-28 00:33:01 +0530[diff] [blame]26CONFIG_CMD_USB=y
27# CONFIG_CMD_SETEXPR is not set
28CONFIG_CMD_TIME=y
29CONFIG_SPL_OF_CONTROL=y
30CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
31CONFIG_ENV_IS_IN_MMC=y
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]32CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Tom Rinieb1f9092020-07-24 17:14:47 -0400[diff] [blame]33CONFIG_SYS_MMC_ENV_DEV=1
Manivannan Sadhasivam88a0f502018-09-28 00:33:01 +0530[diff] [blame]34CONFIG_NET_RANDOM_ETHADDR=y
Manivannan Sadhasivam88a0f502018-09-28 00:33:01 +0530[diff] [blame]35CONFIG_ROCKCHIP_GPIO=y
36CONFIG_SYS_I2C_ROCKCHIP=y
37CONFIG_MMC_DW=y
38CONFIG_MMC_DW_ROCKCHIP=y
39CONFIG_MMC_SDHCI=y
40CONFIG_MMC_SDHCI_ROCKCHIP=y
Patrick Delaunay0df81042019-02-27 15:20:36 +0100[diff] [blame]41CONFIG_SF_DEFAULT_SPEED=20000000
Manivannan Sadhasivam88a0f502018-09-28 00:33:01 +0530[diff] [blame]42CONFIG_DM_ETH=y
43CONFIG_ETH_DESIGNWARE=y
44CONFIG_RGMII=y
45CONFIG_GMAC_ROCKCHIP=y
Manivannan Sadhasivam88a0f502018-09-28 00:33:01 +0530[diff] [blame]46CONFIG_PMIC_RK8XX=y
47CONFIG_REGULATOR_PWM=y
Manivannan Sadhasivam88a0f502018-09-28 00:33:01 +0530[diff] [blame]48CONFIG_DM_REGULATOR_GPIO=y
49CONFIG_REGULATOR_RK8XX=y
50CONFIG_PWM_ROCKCHIP=y
Manivannan Sadhasivam88a0f502018-09-28 00:33:01 +0530[diff] [blame]51CONFIG_BAUDRATE=1500000
52CONFIG_DEBUG_UART_SHIFT=2
53CONFIG_SYSRESET=y
54CONFIG_USB=y
55CONFIG_USB_EHCI_HCD=y
56CONFIG_USB_EHCI_GENERIC=y
Manivannan Sadhasivam88a0f502018-09-28 00:33:01 +0530[diff] [blame]57CONFIG_ERRNO_STR=y