blob: 3a6acb58c8d332d9ae6db03766f4454a4ff59e7a [file] [log] [blame]
Vipin KUMAR9ab7f852010-01-15 19:15:51 +05301/*
2 * (C) Copyright 2009
3 * Ryan CHEN, ST Micoelectronics, ryan.chen@st.com
4 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +02005 * SPDX-License-Identifier: GPL-2.0+
Vipin KUMAR9ab7f852010-01-15 19:15:51 +05306 */
7
8#ifndef __SPEAR_EMI_H__
9#define __SPEAR_EMI_H__
10
11#ifdef CONFIG_SPEAR_EMI
12
13struct emi_bank_regs {
14 u32 tap;
15 u32 tsdp;
16 u32 tdpw;
17 u32 tdpr;
18 u32 tdcs;
19 u32 control;
20};
21
22struct emi_regs {
23 struct emi_bank_regs bank_regs[CONFIG_SYS_MAX_FLASH_BANKS];
24 u32 tout;
25 u32 ack;
26 u32 irq;
27};
28
29#define EMI_ACKMSK 0x40
30
31/* control register definitions */
32#define EMI_CNTL_ENBBYTEW (1 << 2)
33#define EMI_CNTL_ENBBYTER (1 << 3)
34#define EMI_CNTL_ENBBYTERW (EMI_CNTL_ENBBYTER | EMI_CNTL_ENBBYTEW)
35
36#endif
37
38#endif