Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 0bc035f743d5c3058e10def7739dea89488749b1 / . / configs / T1024RDB_defconfig
blob: 46c857d6c52851bf28dd97a2da35646496d5b1b3 [file] [log] [blame]
Shengzhou Liu49912402014-11-24 17:11:56 +0800[diff] [blame]1CONFIG_PPC=y
Tom Rini07edfae2018-02-03 12:10:38 -0500[diff] [blame]2CONFIG_SYS_TEXT_BASE=0xEFF40000
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]3CONFIG_ENV_SIZE=0x2000
4CONFIG_ENV_SECT_SIZE=0x20000
Shengzhou Liu49912402014-11-24 17:11:56 +0800[diff] [blame]5CONFIG_MPC85xx=y
York Suna5ca1422016-11-18 12:45:44 -0800[diff] [blame]6CONFIG_TARGET_T1024RDB=y
Hou Zhiqiangfe812802019-08-20 09:35:26 +0000[diff] [blame]7CONFIG_MPC85XX_HAVE_RESET_VECTOR=y
Simon Glasse3ee2fb2016-02-22 22:55:43 -0700[diff] [blame]8CONFIG_FIT=y
9CONFIG_FIT_VERBOSE=y
10CONFIG_OF_BOARD_SETUP=y
11CONFIG_OF_STDOUT_VIA_ALIAS=y
Heiko Schocher0b368b12016-06-07 08:31:14 +0200[diff] [blame]12CONFIG_BOOTDELAY=10
Simon Glass4458d3b2016-10-17 20:12:35 -0600[diff] [blame]13CONFIG_SILENT_CONSOLE=y
Simon Glass9fd2a022016-10-17 20:12:37 -0600[diff] [blame]14CONFIG_SYS_CONSOLE_IS_IN_ENV=y
Simon Glass7a99a872017-01-23 13:31:20 -0700[diff] [blame]15CONFIG_BOARD_EARLY_INIT_F=y
Mario Six75b23ed2018-03-28 14:38:15 +0200[diff] [blame]16CONFIG_BOARD_EARLY_INIT_R=y
Tom Rinif852e732016-04-21 21:37:19 -0400[diff] [blame]17CONFIG_HUSH_PARSER=y
Tuomas Tynkkynen28d56bd2017-10-08 21:48:01 +0300[diff] [blame]18CONFIG_CMD_IMLS=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]19CONFIG_CMD_GREPENV=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]20CONFIG_CMD_MEMTEST=y
Mario Six00518992018-03-28 14:38:14 +0200[diff] [blame]21CONFIG_SYS_ALT_MEMTEST=y
Ashok Reddy Soma41e8edf2020-05-04 15:26:21 +0200[diff] [blame]22CONFIG_SYS_MEMTEST_START=0x00200000
23CONFIG_SYS_MEMTEST_END=0x00400000
Tom Rini52f34042020-06-23 08:20:07 -0400[diff] [blame]24CONFIG_CMD_DM=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]25CONFIG_CMD_I2C=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]26CONFIG_CMD_MMC=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]27CONFIG_CMD_SF=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]28CONFIG_CMD_USB=y
29CONFIG_CMD_DHCP=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]30CONFIG_CMD_MII=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]31CONFIG_CMD_PING=y
Siva Durga Prasad Paladugu8e45f1a2018-06-19 12:24:23 +0200[diff] [blame]32CONFIG_MP=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]33CONFIG_CMD_EXT2=y
34CONFIG_CMD_FAT=y
Tom Rini5ad8e112017-10-22 17:55:07 -0400[diff] [blame]35CONFIG_MTDIDS_DEFAULT="nor0=fe8000000.nor,nand0=fff800000.flash,spi0=spife110000.1"
36CONFIG_MTDPARTS_DEFAULT="mtdparts=fe8000000.nor:1m(uboot),5m(kernel),128k(dtb),96m(fs),-(user);fff800000.flash:1m(uboot),5m(kernel),128k(dtb),96m(fs),-(user);spife110000.0:1m(uboot),5m(kernel),128k(dtb),-(user)"
Hou Zhiqiangfe812802019-08-20 09:35:26 +0000[diff] [blame]37CONFIG_OF_CONTROL=y
38CONFIG_DEFAULT_DEVICE_TREE="t1024rdb"
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]39CONFIG_ENV_IS_IN_FLASH=y
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]40CONFIG_ENV_ADDR=0xEFF20000
Tom Rini527ded82019-09-23 11:47:37 -0400[diff] [blame]41CONFIG_DM=y
Tom Rinia5c4d402017-03-01 16:51:58 -0500[diff] [blame]42CONFIG_FSL_CAAM=y
York Sund297d392016-12-28 08:43:40 -0800[diff] [blame]43CONFIG_SYS_FSL_DDR3=y
Tom Rini3eea5772020-05-08 09:08:39 -0400[diff] [blame]44CONFIG_DM_I2C=y
Tom Rinie799f922019-12-04 17:18:38 -0500[diff] [blame]45CONFIG_DM_MMC=y
Mario Six41d7d972018-03-28 14:38:19 +0200[diff] [blame]46CONFIG_FSL_ESDHC=y
Tom Rinie799f922019-12-04 17:18:38 -0500[diff] [blame]47CONFIG_MTD=y
Adam Ford76da1b22018-10-14 15:10:50 -0500[diff] [blame]48CONFIG_MTD_NOR_FLASH=y
49CONFIG_FLASH_CFI_DRIVER=y
50CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y
51CONFIG_FLASH_CFI_MTD=y
52CONFIG_SYS_FLASH_CFI=y
Joe Hershberger17491a82015-06-22 16:15:29 -0500[diff] [blame]53CONFIG_SPI_FLASH=y
Patrick Delaunay0df81042019-02-27 15:20:36 +0100[diff] [blame]54CONFIG_SF_DEFAULT_MODE=0
55CONFIG_SF_DEFAULT_SPEED=10000000
Bin Meng27f5b192015-11-25 05:34:54 -0800[diff] [blame]56CONFIG_SPI_FLASH_STMICRO=y
Alexandru Gagniucd83e98c2017-08-01 17:19:59 -0700[diff] [blame]57CONFIG_PHYLIB=y
Jeremy Gebbenabe3edf2018-09-18 15:49:35 -0600[diff] [blame]58CONFIG_PHY_AQUANTIA=y
Tom Rini5d154192020-04-24 15:35:53 -0400[diff] [blame]59CONFIG_PHY_REALTEK=y
Madalin Bucur273abc32020-04-30 16:00:15 +0300[diff] [blame]60CONFIG_DM_ETH=y
61CONFIG_DM_MDIO=y
Simon Glass9008a5b2015-08-19 09:33:43 -0600[diff] [blame]62CONFIG_E1000=y
Tom Rini527ded82019-09-23 11:47:37 -0400[diff] [blame]63CONFIG_FMAN_ENET=y
64CONFIG_MII=y
Hou Zhiqiang088d2fd2019-08-27 11:03:37 +0000[diff] [blame]65CONFIG_DM_PCI=y
66CONFIG_DM_PCI_COMPAT=y
67CONFIG_PCIE_FSL=y
Tom Rinifa911f82019-05-12 07:59:12 -0400[diff] [blame]68CONFIG_SYS_QE_FMAN_FW_IN_NOR=y
Tom Rini3eea5772020-05-08 09:08:39 -0400[diff] [blame]69CONFIG_DM_RTC=y
Thomas Choua6cec012015-11-19 21:48:14 +0800[diff] [blame]70CONFIG_SYS_NS16550=y
Adam Ford4e96ff82018-04-15 13:51:26 -0400[diff] [blame]71CONFIG_SPI=y
Bin Meng72a049d2015-11-25 05:34:53 -0800[diff] [blame]72CONFIG_FSL_ESPI=y
Tom Rini6e9cb112016-09-08 16:31:26 -0400[diff] [blame]73CONFIG_USB=y
Ran Wangdbf49bb2019-12-12 17:31:02 +0800[diff] [blame]74CONFIG_DM_USB=y