Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 0bc035f743d5c3058e10def7739dea89488749b1 / . / arch / arm / dts / fsl-lx2160a-rdb.dts
blob: d787778de848499e2991b1e71fb9df52e6bcf035 [file] [log] [blame]
Priyanka Jainfd45ca02018-11-28 13:04:27 +0000[diff] [blame]1// SPDX-License-Identifier: GPL-2.0+ OR X11
2/*
3 * NXP LX2160ARDB device tree source
4 *
5 * Author: Priyanka Jain <priyanka.jain@nxp.com>
6 * Sriram Dash <sriram.dash@nxp.com>
7 *
8 * Copyright 2018 NXP
9 *
10 */
11
12/dts-v1/;
13
14#include "fsl-lx2160a.dtsi"
15
16/ {
17 model = "NXP Layerscape LX2160ARDB Board";
18 compatible = "fsl,lx2160ardb", "fsl,lx2160a";
Kuldeep Singh6b614242019-11-06 16:38:01 +0530[diff] [blame]19 aliases {
20 spi0 = &fspi;
21 };
Priyanka Jainfd45ca02018-11-28 13:04:27 +0000[diff] [blame]22};
23
Ioana Ciorneibcf6a9d2020-03-18 16:47:44 +0200[diff] [blame]24&dpmac3 {
25 status = "okay";
26 phy-handle = <&aquantia_phy1>;
27 phy-connection-type = "usxgmii";
28};
29
30&dpmac4 {
31 status = "okay";
32 phy-handle = <&aquantia_phy2>;
33 phy-connection-type = "usxgmii";
34};
35
36&dpmac17 {
37 status = "okay";
38 phy-handle = <&rgmii_phy1>;
39 phy-connection-type = "rgmii-id";
40};
41
42&dpmac18 {
43 status = "okay";
44 phy-handle = <&rgmii_phy2>;
45 phy-connection-type = "rgmii-id";
46};
47
48&emdio1 {
49 status = "okay";
50 rgmii_phy1: ethernet-phy@1 {
51 /* AR8035 PHY - "compatible" property not strictly needed */
52 compatible = "ethernet-phy-id004d.d072";
53 reg = <0x1>;
54 /* Poll mode - no "interrupts" property defined */
55 };
56 rgmii_phy2: ethernet-phy@2 {
57 /* AR8035 PHY - "compatible" property not strictly needed */
58 compatible = "ethernet-phy-id004d.d072";
59 reg = <0x2>;
60 /* Poll mode - no "interrupts" property defined */
61 };
62 aquantia_phy1: ethernet-phy@4 {
63 /* AQR107 PHY - "compatible" property not strictly needed */
64 compatible = "ethernet-phy-ieee802.3-c45";
65 interrupts = <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>;
66 reg = <0x4>;
67 };
68 aquantia_phy2: ethernet-phy@5 {
69 /* AQR107 PHY - "compatible" property not strictly needed */
70 compatible = "ethernet-phy-ieee802.3-c45";
71 interrupts = <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>;
72 reg = <0x5>;
73 };
74};
75
Priyanka Jainfd45ca02018-11-28 13:04:27 +0000[diff] [blame]76&esdhc0 {
77 status = "okay";
78};
79
80&esdhc1 {
81 status = "okay";
Yinbo Zhud8a7c222019-07-16 15:09:09 +0800[diff] [blame]82 mmc-hs200-1_8v;
Priyanka Jainfd45ca02018-11-28 13:04:27 +0000[diff] [blame]83};
84
Kuldeep Singh6b614242019-11-06 16:38:01 +0530[diff] [blame]85&fspi {
86 status = "okay";
87
88 mt35xu512aba0: flash@0 {
89 #address-cells = <1>;
90 #size-cells = <1>;
91 compatible = "jedec,spi-nor";
92 spi-max-frequency = <50000000>;
93 reg = <0>;
Kuldeep Singh9a3844b2020-03-14 18:23:56 +0530[diff] [blame]94 spi-rx-bus-width = <8>;
95 spi-tx-bus-width = <1>;
Kuldeep Singh6b614242019-11-06 16:38:01 +0530[diff] [blame]96 };
97
98 mt35xu512aba1: flash@1 {
99 #address-cells = <1>;
100 #size-cells = <1>;
101 compatible = "jedec,spi-nor";
102 spi-max-frequency = <50000000>;
103 reg = <1>;
Kuldeep Singh9a3844b2020-03-14 18:23:56 +0530[diff] [blame]104 spi-rx-bus-width = <8>;
105 spi-tx-bus-width = <1>;
Kuldeep Singh6b614242019-11-06 16:38:01 +0530[diff] [blame]106 };
107};
108
Chuanhua Han1a64fb02019-07-10 21:00:26 +0800[diff] [blame]109&i2c0 {
110 status = "okay";
111 u-boot,dm-pre-reloc;
112};
113
Chuanhua Han9312dcb2019-07-10 21:00:25 +0800[diff] [blame]114&i2c4 {
115 status = "okay";
116
117 rtc@51 {
118 compatible = "pcf2127-rtc";
119 reg = <0x51>;
120 };
121};
122
Priyanka Jainfd45ca02018-11-28 13:04:27 +0000[diff] [blame]123&sata0 {
124 status = "okay";
125};
126
127&sata1 {
128 status = "okay";
129};
130
131&sata2 {
132 status = "okay";
133};
134
135&sata3 {
136 status = "okay";
137};