Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 0ae07f650ac893393b35baff9ecff475af1895bf / . / configs / xilinx_zynqmp_zcu102_revA_defconfig
blob: c9f4aede194803b83a5e2b358e6790fda1d49b50 [file] [log] [blame]
Michal Simek5fc61c82016-04-07 15:58:23 +0200[diff] [blame]1CONFIG_ARM=y
Michal Simek5fc61c82016-04-07 15:58:23 +0200[diff] [blame]2CONFIG_ARCH_ZYNQMP=y
Michal Simek19abc1d2017-02-10 13:57:35 +0100[diff] [blame]3CONFIG_SYS_TEXT_BASE=0x8000000
Michal Simekcbd91182016-06-03 11:35:17 +0200[diff] [blame]4CONFIG_SYS_MALLOC_F_LEN=0x8000
Michal Simek040050b2018-03-23 09:34:00 +0100[diff] [blame]5CONFIG_SPL=y
Michal Simeka932ae72018-06-04 08:33:30 +0200[diff] [blame]6CONFIG_DEBUG_UART_BASE=0xff000000
7CONFIG_DEBUG_UART_CLOCK=100000000
Michal Simekeade1da2019-01-15 09:30:38 +0100[diff] [blame]8CONFIG_SPL_SPI_FLASH_SUPPORT=y
9CONFIG_SPL_SPI_SUPPORT=y
Tom Rini256aa742017-06-19 09:47:40 -0400[diff] [blame]10CONFIG_ZYNQMP_USB=y
Tom Rini256aa742017-06-19 09:47:40 -0400[diff] [blame]11CONFIG_DEBUG_UART=y
Michal Simekc4bc2272016-09-07 13:16:31 +0200[diff] [blame]12CONFIG_AHCI=y
Tom Rini8db91cf2016-11-29 09:14:57 -0500[diff] [blame]13CONFIG_DISTRO_DEFAULTS=y
Michal Simek5fc61c82016-04-07 15:58:23 +0200[diff] [blame]14CONFIG_FIT=y
15CONFIG_FIT_VERBOSE=y
Michal Simek437c59c2016-05-17 08:38:53 +0200[diff] [blame]16CONFIG_SPL_LOAD_FIT=y
Lokesh Vutlafbad3702016-10-08 14:41:44 -0400[diff] [blame]17# CONFIG_DISPLAY_CPUINFO is not set
Mario Six75b23ed2018-03-28 14:38:15 +0200[diff] [blame]18CONFIG_BOARD_EARLY_INIT_R=y
Heiko Schocher1d12ba22016-10-06 07:55:15 +0200[diff] [blame]19CONFIG_SPL_OS_BOOT=y
Michal Simek406d1c62017-12-08 15:01:19 +0100[diff] [blame]20CONFIG_SPL_RAM_SUPPORT=y
21CONFIG_SPL_RAM_DEVICE=y
Luca Ceresoli560f4192018-03-12 17:18:38 +0100[diff] [blame]22CONFIG_SPL_ATF=y
Simon Glassa18b9692017-08-04 16:34:57 -0600[diff] [blame]23CONFIG_CMD_THOR_DOWNLOAD=y
Michal Simek5fc61c82016-04-07 15:58:23 +0200[diff] [blame]24CONFIG_CMD_MEMTEST=y
Mario Six00518992018-03-28 14:38:14 +0200[diff] [blame]25CONFIG_SYS_ALT_MEMTEST=y
Michal Simek41f70e22017-12-01 15:35:43 +0100[diff] [blame]26CONFIG_CMD_CLK=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]27CONFIG_CMD_DFU=y
Michal Simek5fc61c82016-04-07 15:58:23 +0200[diff] [blame]28# CONFIG_CMD_FLASH is not set
Michal Simek8bfe60b2017-12-08 15:03:26 +0100[diff] [blame]29CONFIG_CMD_FPGA_LOADBP=y
30CONFIG_CMD_FPGA_LOADP=y
Michal Simek0b1aa542019-01-15 11:01:54 +0100[diff] [blame]31CONFIG_CMD_FPGA_LOAD_SECURE=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]32CONFIG_CMD_GPIO=y
Patrick Delaunay73287092017-01-27 11:00:42 +0100[diff] [blame]33CONFIG_CMD_GPT=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]34CONFIG_CMD_I2C=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]35CONFIG_CMD_MMC=y
Michal Simeke6e4e122018-06-04 08:27:50 +0200[diff] [blame]36CONFIG_CMD_SDRAM=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]37CONFIG_CMD_USB=y
Michal Simek5fc61c82016-04-07 15:58:23 +0200[diff] [blame]38CONFIG_CMD_TFTPPUT=y
Michal Simek5fc61c82016-04-07 15:58:23 +0200[diff] [blame]39CONFIG_CMD_TIME=y
40CONFIG_CMD_TIMER=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]41CONFIG_CMD_EXT4_WRITE=y
Michal Simek4c1f7f82016-07-15 08:41:46 +0200[diff] [blame]42CONFIG_SPL_OF_CONTROL=y
Tom Rini74060322018-09-03 15:26:12 -0400[diff] [blame]43CONFIG_DEFAULT_DEVICE_TREE="zynqmp-zcu102-revA"
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]44CONFIG_ENV_IS_IN_FAT=y
Michal Simek5fc61c82016-04-07 15:58:23 +0200[diff] [blame]45CONFIG_NET_RANDOM_ETHADDR=y
Michal Simekb9c5d132016-07-27 15:08:03 +0200[diff] [blame]46CONFIG_SPL_DM=y
Michal Simek4c1f7f82016-07-15 08:41:46 +0200[diff] [blame]47CONFIG_SPL_DM_SEQ_ALIAS=y
Tuomas Tynkkynenedf9f622017-12-08 15:36:19 +0200[diff] [blame]48CONFIG_SCSI_AHCI=y
Michal Simek008838d2016-09-08 15:06:22 +0200[diff] [blame]49CONFIG_SATA_CEVA=y
Michal Simeka6604b62017-12-08 14:50:42 +0100[diff] [blame]50CONFIG_CLK_ZYNQMP=y
Tom Rini265c7da2016-09-19 13:31:30 -0400[diff] [blame]51CONFIG_DFU_RAM=y
Alex Kiernane80d2942018-05-29 15:30:55 +0000[diff] [blame]52CONFIG_USB_FUNCTION_FASTBOOT=y
53CONFIG_FASTBOOT_FLASH=y
54CONFIG_FASTBOOT_FLASH_MMC_DEV=0
55CONFIG_FASTBOOT_CMD_OEM_FORMAT=y
Siva Durga Prasad Paladugu460fdce2016-01-13 16:25:37 +0530[diff] [blame]56CONFIG_FPGA_XILINX=y
57CONFIG_FPGA_ZYNQMPPL=y
Tom Riniafea41d2016-09-08 16:11:59 -0400[diff] [blame]58CONFIG_DM_GPIO=y
Michal Simekf32d7302019-05-29 15:04:51 +0200[diff] [blame]59CONFIG_GPIO_HOG=y
Michal Simek33fcc8e2018-07-24 12:45:29 +0200[diff] [blame]60CONFIG_XILINX_GPIO=y
Michal Simek53b97e62019-01-18 09:10:39 +0100[diff] [blame]61CONFIG_DM_PCA953X=y
62CONFIG_DM_I2C=y
63CONFIG_SYS_I2C_CADENCE=y
64CONFIG_I2C_MUX=y
65CONFIG_I2C_MUX_PCA954x=y
Michal Simekdef629c2018-07-16 14:12:43 +0200[diff] [blame]66CONFIG_LED=y
67CONFIG_LED_GPIO=y
Michal Simek46408712017-12-08 14:46:30 +0100[diff] [blame]68CONFIG_MISC=y
Michal Simek53b97e62019-01-18 09:10:39 +0100[diff] [blame]69CONFIG_I2C_EEPROM=y
Vipul Kumar96219672018-02-16 19:07:21 +0530[diff] [blame]70CONFIG_ZYNQ_GEM_I2C_MAC_OFFSET=0x20
Michal Simek53b97e62019-01-18 09:10:39 +0100[diff] [blame]71CONFIG_SYS_I2C_EEPROM_ADDR=0x0
72CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW=0x0
Masahiro Yamada7db8c172016-12-07 22:10:28 +0900[diff] [blame]73CONFIG_MMC_SDHCI=y
Michal Simek19abc1d2017-02-10 13:57:35 +0100[diff] [blame]74CONFIG_MMC_SDHCI_ZYNQ=y
Michal Simek84e584e2019-10-15 12:07:30 +0200[diff] [blame]75CONFIG_SPI_FLASH_BAR=y
Michal Simek51e11ed2019-01-15 10:45:41 +0100[diff] [blame]76CONFIG_SPI_FLASH_ISSI=y
Michal Simek0bda0792017-12-08 15:18:05 +0100[diff] [blame]77CONFIG_SPI_FLASH_MACRONIX=y
Michal Simek5fc61c82016-04-07 15:58:23 +0200[diff] [blame]78CONFIG_SPI_FLASH_SPANSION=y
79CONFIG_SPI_FLASH_STMICRO=y
80CONFIG_SPI_FLASH_WINBOND=y
Siva Durga Prasad Paladugu4b403272017-01-31 10:44:06 +0530[diff] [blame]81# CONFIG_SPI_FLASH_USE_4K_SECTORS is not set
Vipul Kumar6124b052018-01-24 10:51:31 +0530[diff] [blame]82CONFIG_PHY_MARVELL=y
83CONFIG_PHY_NATSEMI=y
84CONFIG_PHY_REALTEK=y
85CONFIG_PHY_TI=y
86CONFIG_PHY_VITESSE=y
Michal Simekf77f81c2018-03-28 14:18:19 +0200[diff] [blame]87CONFIG_PHY_FIXED=y
Tom Rinica22e962017-08-07 22:00:34 -0400[diff] [blame]88CONFIG_PHY_GIGE=y
Adam Ford53705472018-07-20 23:03:57 -0500[diff] [blame]89CONFIG_MII=y
Michal Simek5fc61c82016-04-07 15:58:23 +0200[diff] [blame]90CONFIG_ZYNQ_GEM=y
Tom Rinie791a022017-08-11 11:20:19 -0400[diff] [blame]91CONFIG_SCSI=y
92CONFIG_DM_SCSI=y
Michal Simekf55688c2016-04-22 08:50:45 +0200[diff] [blame]93CONFIG_DEBUG_UART_ZYNQ=y
Michal Simekf55688c2016-04-22 08:50:45 +0200[diff] [blame]94CONFIG_DEBUG_UART_ANNOUNCE=y
Michal Simekab754532017-11-06 09:16:05 +0100[diff] [blame]95CONFIG_ZYNQ_SERIAL=y
Siva Durga Prasad Paladugu027989a2018-07-04 17:31:24 +0530[diff] [blame]96CONFIG_SPI=y
Siva Durga Prasad Paladugu027989a2018-07-04 17:31:24 +0530[diff] [blame]97CONFIG_ZYNQMP_GQSPI=y
Michal Simek5fc61c82016-04-07 15:58:23 +0200[diff] [blame]98CONFIG_USB=y
Masahiro Yamada58d00232016-06-04 07:35:03 +0900[diff] [blame]99CONFIG_USB_XHCI_HCD=y
Masahiro Yamadad3b72ca2016-06-04 07:35:04 +0900[diff] [blame]100CONFIG_USB_XHCI_DWC3=y
Tom Rini2438c192016-04-20 15:33:05 -0400[diff] [blame]101CONFIG_USB_DWC3=y
Michal Simek34c19ab2018-05-18 13:15:08 +0200[diff] [blame]102CONFIG_USB_DWC3_GENERIC=y
Michal Simek5fc61c82016-04-07 15:58:23 +0200[diff] [blame]103CONFIG_USB_ULPI_VIEWPORT=y
104CONFIG_USB_ULPI=y
105CONFIG_USB_GADGET=y
Maxime Ripard7f78b9d2017-09-07 08:58:08 +0200[diff] [blame]106CONFIG_USB_GADGET_MANUFACTURER="Xilinx"
107CONFIG_USB_GADGET_VENDOR_NUM=0x03FD
108CONFIG_USB_GADGET_PRODUCT_NUM=0x0300
Lukasz Majewski3c32b422018-01-29 19:30:18 +0100[diff] [blame]109CONFIG_USB_FUNCTION_THOR=y
Michal Simekd5151882018-10-17 15:37:44 +0200[diff] [blame]110CONFIG_SPL_GZIP=y
Alexander Graf8d2f5652016-05-11 18:25:49 +0200[diff] [blame]111CONFIG_EFI_LOADER_BOUNCE_BUFFER=y