Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 096de4f375c298f7239792dabfa4059feacbec5f / . / configs / chromebox_panther_defconfig
blob: 70a22a907b49032eeee6ea2df2af87a3cb5fb9f7 [file] [log] [blame]
Simon Glass5f8865f2015-03-02 12:40:54 -0700[diff] [blame]1CONFIG_X86=y
Bin Meng03b341b2015-04-27 23:22:24 +0800[diff] [blame]2CONFIG_VENDOR_GOOGLE=y
Simon Glass5f8865f2015-03-02 12:40:54 -0700[diff] [blame]3CONFIG_DEFAULT_DEVICE_TREE="chromebox_panther"
Joe Hershbergera274ded2015-05-12 14:46:24 -0500[diff] [blame]4CONFIG_TARGET_CHROMEBOX_PANTHER=y
Simon Glass5f8865f2015-03-02 12:40:54 -0700[diff] [blame]5CONFIG_HAVE_MRC=y
Bin Meng4de38862015-07-06 16:31:33 +0800[diff] [blame]6CONFIG_HAVE_VGA_BIOS=y
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]7# CONFIG_CMD_IMLS is not set
8# CONFIG_CMD_FLASH is not set
9# CONFIG_CMD_SETEXPR is not set
10# CONFIG_CMD_NFS is not set
Joe Hershberger17491a82015-06-22 16:15:29 -0500[diff] [blame]11CONFIG_BOOTSTAGE=y
12CONFIG_BOOTSTAGE_REPORT=y
13CONFIG_CMD_BOOTSTAGE=y
Simon Glass347a6222015-08-22 18:31:39 -0600[diff] [blame]14CONFIG_CMD_TPM=y
Simon Glass81ab5472015-08-22 18:31:43 -0600[diff] [blame]15CONFIG_CMD_TPM_TEST=y
Joe Hershbergera274ded2015-05-12 14:46:24 -0500[diff] [blame]16CONFIG_OF_CONTROL=y
Simon Glassdfb7c6c2015-07-27 15:47:22 -0600[diff] [blame]17CONFIG_CMD_CROS_EC=y
18CONFIG_CROS_EC=y
19CONFIG_CROS_EC_LPC=y
Bin Meng63c10982015-09-28 05:14:15 -0700[diff] [blame]20CONFIG_SPI_FLASH=y
21CONFIG_DM_PCI=y
22CONFIG_DM_RTC=y
Simon Glass347a6222015-08-22 18:31:39 -0600[diff] [blame]23CONFIG_DM_TPM=y
Simon Glass8b6216a2015-08-22 18:31:20 -0600[diff] [blame]24CONFIG_TPM_TIS_LPC=y
Joe Hershbergera274ded2015-05-12 14:46:24 -0500[diff] [blame]25CONFIG_VIDEO_VESA=y
Joe Hershberger17491a82015-06-22 16:15:29 -0500[diff] [blame]26CONFIG_FRAMEBUFFER_SET_VESA_MODE=y
27CONFIG_FRAMEBUFFER_VESA_MODE_11A=y
28CONFIG_USE_PRIVATE_LIBGCC=y
29CONFIG_SYS_VSNPRINTF=y
Simon Glass8b6216a2015-08-22 18:31:20 -0600[diff] [blame]30CONFIG_TPM=y