blob: 635c04acf9ea151cad38e29b75cf6d1c7d1b6504 [file] [log] [blame]
Fabio Estevamafe20bf2012-09-24 08:09:33 +00001/*
2 * Copyright (C) 2012 Freescale Semiconductor, Inc.
3 *
Otavio Salvadorc0bfaab2012-10-02 09:22:10 +00004 * Configuration settings for the Freescale i.MX6Q SabreAuto board.
Fabio Estevamafe20bf2012-09-24 08:09:33 +00005 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +02006 * SPDX-License-Identifier: GPL-2.0+
Fabio Estevamafe20bf2012-09-24 08:09:33 +00007 */
8
9#ifndef __MX6QSABREAUTO_CONFIG_H
10#define __MX6QSABREAUTO_CONFIG_H
Fabio Estevamafe20bf2012-09-24 08:09:33 +000011
12#define CONFIG_MACH_TYPE 3529
13#define CONFIG_MXC_UART_BASE UART4_BASE
Simon Glass4694a742016-10-17 20:12:39 -060014#define CONSOLE_DEV "ttymxc3"
Otavio Salvadorc0bfaab2012-10-02 09:22:10 +000015#define CONFIG_MMCROOT "/dev/mmcblk0p2"
Fabio Estevamafe20bf2012-09-24 08:09:33 +000016
Knut Wohlrab54dbf152013-01-21 23:11:21 +000017/* USB Configs */
Knut Wohlrab54dbf152013-01-21 23:11:21 +000018#define CONFIG_USB_HOST_ETHER
19#define CONFIG_USB_ETHER_ASIX
Troy Kiskyed72a9e2013-10-10 15:27:59 -070020#define CONFIG_USB_MAX_CONTROLLER_COUNT 2
21#define CONFIG_EHCI_HCD_INIT_AFTER_RESET /* For OTG port */
Knut Wohlrab54dbf152013-01-21 23:11:21 +000022#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
23#define CONFIG_MXC_USB_FLAGS 0
24
Ye.Li700020e2014-10-30 18:53:49 +080025#define CONFIG_PCA953X
26#define CONFIG_SYS_I2C_PCA953X_WIDTH { {0x30, 8}, {0x32, 8}, {0x34, 8} }
27
Pierre Aubertec10aed2013-06-04 09:00:15 +020028#include "mx6sabre_common.h"
Otavio Salvador1c0b9be2012-09-26 11:37:01 +000029
Fabio Estevam2623cb12014-11-14 11:27:23 -020030#define CONFIG_SYS_FLASH_BASE WEIM_ARB_BASE_ADDR
31#define CONFIG_SYS_FLASH_SECT_SIZE (128 * 1024)
32#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
33#define CONFIG_SYS_MAX_FLASH_SECT 256 /* max number of sectors on one chip */
34#define CONFIG_SYS_FLASH_CFI /* Flash memory is CFI compliant */
35#define CONFIG_FLASH_CFI_DRIVER /* Use drivers/cfi_flash.c */
36#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE /* Use buffered writes*/
37#define CONFIG_SYS_FLASH_EMPTY_INFO
Fabio Estevam15d61f12016-12-15 16:00:11 -020038#define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_16BIT
Fabio Estevam2623cb12014-11-14 11:27:23 -020039
Shawn Guo7e5e8332012-12-30 14:14:59 +000040#define CONFIG_SYS_FSL_USDHC_NUM 2
41#if defined(CONFIG_ENV_IS_IN_MMC)
42#define CONFIG_SYS_MMC_ENV_DEV 0
43#endif
44
Renato Friasbf084322013-05-13 18:01:12 +000045/* I2C Configs */
trem03997412013-09-21 18:13:36 +020046#define CONFIG_SYS_I2C
47#define CONFIG_SYS_I2C_MXC
Albert ARIBAUD \\(3ADEV\\)eb943872015-09-21 22:43:38 +020048#define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
49#define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
York Sunf1a52162015-03-20 10:20:40 -070050#define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
Renato Friasbf084322013-05-13 18:01:12 +000051#define CONFIG_SYS_I2C_SPEED 100000
52
Ye.Li4a1f9222014-11-12 14:02:05 +080053/* NAND flash command */
54#define CONFIG_CMD_NAND
55#define CONFIG_CMD_NAND_TRIMFFS
56
57/* NAND stuff */
58#define CONFIG_NAND_MXS
59#define CONFIG_SYS_MAX_NAND_DEVICE 1
60#define CONFIG_SYS_NAND_BASE 0x40000000
61#define CONFIG_SYS_NAND_5_ADDR_CYCLE
62#define CONFIG_SYS_NAND_ONFI_DETECTION
63
64/* DMA stuff, needed for GPMI/MXS NAND support */
65#define CONFIG_APBH_DMA
66#define CONFIG_APBH_DMA_BURST
67#define CONFIG_APBH_DMA_BURST8
68
Ye.Licfaa23b2014-11-06 16:29:02 +080069/* PMIC */
70#define CONFIG_POWER
71#define CONFIG_POWER_I2C
72#define CONFIG_POWER_PFUZE100
73#define CONFIG_POWER_PFUZE100_I2C_ADDR 0x08
74
Fabio Estevamafe20bf2012-09-24 08:09:33 +000075#endif /* __MX6QSABREAUTO_CONFIG_H */