blob: b9ff39145873ac2911f04ddb15eda520e4be80c2 [file] [log] [blame]
Tinghui Wang131bffe2014-08-28 21:16:40 +10001/*
2 * (C) Copyright 2012 Xilinx
3 * (C) Copyright 2014 Digilent Inc.
4 *
5 * Configuration for Zynq Development Board - ZYBO
6 * See zynq-common.h for Zynq common configs
7 *
8 * SPDX-License-Identifier: GPL-2.0+
9 */
10
11#ifndef __CONFIG_ZYNQ_ZYBO_H
12#define __CONFIG_ZYNQ_ZYBO_H
13
Michal Simek8edc74e2016-02-13 10:49:03 +010014#define CONFIG_ZYNQ_I2C0
15#define CONFIG_ZYNQ_I2C1
16#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
Michal Simek5cc096c2016-02-13 10:18:50 +010017#define CONFIG_CMD_EEPROM
18#define CONFIG_ZYNQ_GEM_EEPROM_ADDR 0x50
19#define CONFIG_ZYNQ_GEM_I2C_MAC_OFFSET 0xFA
Michal Simek8edc74e2016-02-13 10:49:03 +010020#define CONFIG_DISPLAY
21#define CONFIG_I2C_EDID
Tinghui Wang131bffe2014-08-28 21:16:40 +100022
23/* Define ZYBO PS Clock Frequency to 50MHz */
24#define CONFIG_ZYNQ_PS_CLK_FREQ 50000000UL
25
26#include <configs/zynq-common.h>
27
28#endif /* __CONFIG_ZYNQ_ZYBO_H */