blob: 280245e98e87f77b0a5969fbed336d6f9a582503 [file] [log] [blame]
Tom Warren13ac5442012-12-11 13:34:12 +00001/*
2 * Copyright (c) 2010-2012, NVIDIA CORPORATION. All rights reserved.
3 *
Tom Rinie2378802016-01-14 22:05:13 -05004 * SPDX-License-Identifier: GPL-2.0
Tom Warren13ac5442012-12-11 13:34:12 +00005 */
6
7#ifndef _TEGRA30_H_
8#define _TEGRA30_H_
9
Marcel Ziswilerc5ecf272014-10-10 23:32:32 +020010#define NV_PA_MC_BASE 0x7000F000
Tom Warren13ac5442012-12-11 13:34:12 +000011#define NV_PA_SDRAM_BASE 0x80000000 /* 0x80000000 for real T30 */
12
13#include <asm/arch-tegra/tegra.h>
14
Lucas Stach26c32162013-02-07 07:16:29 +000015#define TEGRA_USB1_BASE 0x7D000000
16
Tom Warren13ac5442012-12-11 13:34:12 +000017#define BCT_ODMDATA_OFFSET 6116 /* 12 bytes from end of BCT */
18
Tom Warren795f9d72013-01-23 14:01:01 -070019#define MAX_NUM_CPU 4
20
Tom Warren13ac5442012-12-11 13:34:12 +000021#endif /* TEGRA30_H */