Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 084d88f3889a6dd8de0506a9ad66db34325486f7 / . / configs / roc-cc-rk3308_defconfig
blob: 5e8f51ec01e33b39e6f2bfe3443dcea2cb720be0 [file] [log] [blame]
Andy Yan62d952f2019-11-14 11:23:02 +0800[diff] [blame]1CONFIG_ARM=y
Tom Rinie1e85442021-08-27 21:18:30 -0400[diff] [blame]2CONFIG_SKIP_LOWLEVEL_INIT=y
Peng Fanc8a61c02022-04-13 17:47:20 +0800[diff] [blame]3CONFIG_COUNTER_FREQUENCY=24000000
Andy Yan62d952f2019-11-14 11:23:02 +0800[diff] [blame]4CONFIG_ARCH_ROCKCHIP=y
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]5CONFIG_DEFAULT_DEVICE_TREE="rk3308-roc-cc"
Tom Rini9924ca12023-02-17 09:58:06 -0500[diff] [blame]6CONFIG_DM_RESET=y
Andy Yan62d952f2019-11-14 11:23:02 +0800[diff] [blame]7CONFIG_ROCKCHIP_RK3308=y
Simon Glass284cb9c2021-07-10 21:14:31 -0600[diff] [blame]8CONFIG_SPL_DRIVERS_MISC=y
Andy Yan62d952f2019-11-14 11:23:02 +0800[diff] [blame]9CONFIG_TARGET_ROC_RK3308_CC=y
Andy Yan62d952f2019-11-14 11:23:02 +0800[diff] [blame]10CONFIG_DEBUG_UART_BASE=0xFF0C0000
11CONFIG_DEBUG_UART_CLOCK=24000000
Tom Rini0997ee02021-08-23 10:25:31 -0400[diff] [blame]12CONFIG_SYS_LOAD_ADDR=0xc00800
Tom Rini4b2fcb32022-04-08 13:36:51 -0400[diff] [blame]13CONFIG_DEBUG_UART=y
Andy Yan62d952f2019-11-14 11:23:02 +0800[diff] [blame]14CONFIG_ANDROID_BOOT_IMAGE=y
15CONFIG_FIT=y
16CONFIG_FIT_VERBOSE=y
17CONFIG_BOOTDELAY=0
FUKAUMI Naoki9a171a02023-09-11 19:01:20 +0900[diff] [blame]18CONFIG_DEFAULT_FDT_FILE="rockchip/rk3308-roc-cc.dtb"
Andy Yan62d952f2019-11-14 11:23:02 +0800[diff] [blame]19CONFIG_SYS_CONSOLE_INFO_QUIET=y
20# CONFIG_DISPLAY_CPUINFO is not set
Tom Riniabb0f522022-05-16 17:20:26 -0400[diff] [blame]21CONFIG_SPL_MAX_SIZE=0x20000
22CONFIG_SPL_PAD_TO=0x7f8000
Andy Yan62d952f2019-11-14 11:23:02 +0800[diff] [blame]23# CONFIG_CMD_BDI is not set
24# CONFIG_CMD_CONSOLE is not set
25# CONFIG_CMD_ELF is not set
26# CONFIG_CMD_IMI is not set
27# CONFIG_CMD_XIMG is not set
Andy Yan62d952f2019-11-14 11:23:02 +0800[diff] [blame]28CONFIG_CMD_GPT=y
29# CONFIG_CMD_LOADB is not set
30# CONFIG_CMD_LOADS is not set
31CONFIG_CMD_MMC=y
32CONFIG_CMD_USB=y
33CONFIG_CMD_USB_MASS_STORAGE=y
34# CONFIG_CMD_ITEST is not set
35# CONFIG_CMD_SETEXPR is not set
Bin Meng7c4f7be2020-10-13 18:45:05 +0800[diff] [blame]36# CONFIG_CMD_SLEEP is not set
Massimo Pegorere0ba1bb2023-10-01 16:15:29 +0200[diff] [blame]37# CONFIG_SPL_DOS_PARTITION is not set
Andy Yan62d952f2019-11-14 11:23:02 +0800[diff] [blame]38# CONFIG_ISO_PARTITION is not set
39CONFIG_EFI_PARTITION_ENTRIES_NUMBERS=64
40CONFIG_SPL_OF_CONTROL=y
41CONFIG_OF_LIVE=y
Andy Yan62d952f2019-11-14 11:23:02 +0800[diff] [blame]42CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
Tom Rini28862bf2019-11-21 08:30:45 -0500[diff] [blame]43CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Andy Yan62d952f2019-11-14 11:23:02 +0800[diff] [blame]44CONFIG_REGMAP=y
45CONFIG_SYSCON=y
46CONFIG_CLK=y
47# CONFIG_USB_FUNCTION_FASTBOOT is not set
48CONFIG_ROCKCHIP_GPIO=y
49CONFIG_SYS_I2C_ROCKCHIP=y
Tom Rini5df873f2021-12-11 14:55:53 -0500[diff] [blame]50CONFIG_SUPPORT_EMMC_RPMB=y
Andy Yan62d952f2019-11-14 11:23:02 +0800[diff] [blame]51CONFIG_MMC_DW=y
52CONFIG_MMC_DW_ROCKCHIP=y
Andy Yan62d952f2019-11-14 11:23:02 +0800[diff] [blame]53CONFIG_ETH_DESIGNWARE=y
54CONFIG_GMAC_ROCKCHIP=y
55CONFIG_PHY=y
56CONFIG_PINCTRL=y
57CONFIG_REGULATOR_PWM=y
58CONFIG_DM_REGULATOR_FIXED=y
59CONFIG_PWM_ROCKCHIP=y
60CONFIG_RAM=y
Andy Yan62d952f2019-11-14 11:23:02 +0800[diff] [blame]61CONFIG_BAUDRATE=1500000
62CONFIG_DEBUG_UART_SHIFT=2
Tom Rinidc172ee2022-12-04 09:39:03 -0500[diff] [blame]63CONFIG_SYS_NS16550_MEM32=y
Andy Yan62d952f2019-11-14 11:23:02 +0800[diff] [blame]64CONFIG_SYSRESET=y
65CONFIG_USB=y
66CONFIG_USB_EHCI_HCD=y
67CONFIG_USB_EHCI_GENERIC=y
68CONFIG_USB_DWC2=y
69CONFIG_USB_GADGET=y
70CONFIG_USB_GADGET_DWC2_OTG=y
71CONFIG_USB_GADGET_DOWNLOAD=y
72CONFIG_SPL_TINY_MEMSET=y
Andy Yan62d952f2019-11-14 11:23:02 +0800[diff] [blame]73CONFIG_LZO=y
74CONFIG_ERRNO_STR=y
75# CONFIG_EFI_LOADER is not set