blob: 1491e5c88b20a4a016592f1f2a0c49e2165b13cd [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
Darwin Ramboc5613142014-02-11 11:06:34 -08002/*
3 * Copyright 2013 Broadcom Corporation.
Darwin Ramboc5613142014-02-11 11:06:34 -08004 */
5
6#include <common.h>
Simon Glassafb02152019-12-28 10:45:01 -07007#include <cpu_func.h>
Darwin Ramboc5613142014-02-11 11:06:34 -08008#include <asm/io.h>
9#include <asm/arch/sysmap.h>
10
11#define EN_MASK 0x08000000 /* Enable timer */
12#define SRSTEN_MASK 0x04000000 /* Enable soft reset */
13#define CLKS_SHIFT 20 /* Clock period shift */
14#define LD_SHIFT 0 /* Reload value shift */
15
Harald Seiler6f14d5f2020-12-15 16:47:52 +010016void reset_cpu(void)
Darwin Ramboc5613142014-02-11 11:06:34 -080017{
18 /*
19 * Set WD enable, RST enable,
20 * 3.9 msec clock period (8), reload value (8*3.9ms)
21 */
22 u32 reg = EN_MASK + SRSTEN_MASK + (8 << CLKS_SHIFT) + (8 << LD_SHIFT);
23 writel(reg, SECWD2_BASE_ADDR);
24
25 while (1)
26 ; /* loop forever till reset */
27}