blob: 917091340009ef4054e34bd382e66542daa3512e [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
Simon Guinot72198a32011-11-21 19:25:46 +05302/*
3 * Copyright (C) 2011 Simon Guinot <sguinot@lacie.com>
4 *
5 * Based on Kirkwood support:
6 * (C) Copyright 2009
7 * Marvell Semiconductor <www.marvell.com>
8 * Written-by: Prafulla Wadaskar <prafulla@marvell.com>
Simon Guinot72198a32011-11-21 19:25:46 +05309 */
10
11#include <common.h>
Simon Guinot72198a32011-11-21 19:25:46 +053012#include <command.h>
Simon Glass5e6201b2019-08-01 09:46:51 -060013#include <env.h>
Simon Guinot1dd67e62013-06-18 15:14:48 +020014#include <i2c.h>
Simon Glass97589732020-05-10 11:40:02 -060015#include <init.h>
Simon Glass0c364412019-12-28 10:44:48 -070016#include <net.h>
Simon Glass3ba929a2020-10-30 21:38:53 -060017#include <asm/global_data.h>
Simon Glass0ffb9d62017-05-31 19:47:48 -060018#include <asm/mach-types.h>
Simon Guinot72198a32011-11-21 19:25:46 +053019#include <asm/arch/cpu.h>
Stefan Roesec2437842014-10-22 12:13:06 +020020#include <asm/arch/soc.h>
Simon Guinot72198a32011-11-21 19:25:46 +053021#include <asm/arch/mpp.h>
22#include <asm/arch/gpio.h>
Simon Guinota35cb4c2011-11-21 19:25:47 +053023
Simon Guinot72198a32011-11-21 19:25:46 +053024#include "net2big_v2.h"
Simon Guinota35cb4c2011-11-21 19:25:47 +053025#include "../common/common.h"
Simon Guinotbfbf8862013-06-18 15:14:50 +020026#include "../common/cpld-gpio-bus.h"
Simon Guinot72198a32011-11-21 19:25:46 +053027
28DECLARE_GLOBAL_DATA_PTR;
29
30int board_early_init_f(void)
31{
32 /* GPIO configuration */
Stefan Roesec50ab392014-10-22 12:13:11 +020033 mvebu_config_gpio(NET2BIG_V2_OE_VAL_LOW, NET2BIG_V2_OE_VAL_HIGH,
34 NET2BIG_V2_OE_LOW, NET2BIG_V2_OE_HIGH);
Simon Guinot72198a32011-11-21 19:25:46 +053035
36 /* Multi-Purpose Pins Functionality configuration */
Albert ARIBAUD4d424312012-11-26 11:27:36 +000037 static const u32 kwmpp_config[] = {
Simon Guinot72198a32011-11-21 19:25:46 +053038 MPP0_SPI_SCn,
39 MPP1_SPI_MOSI,
40 MPP2_SPI_SCK,
41 MPP3_SPI_MISO,
42 MPP6_SYSRST_OUTn,
43 MPP7_GPO, /* Request power-off */
44 MPP8_TW_SDA,
45 MPP9_TW_SCK,
46 MPP10_UART0_TXD,
47 MPP11_UART0_RXD,
48 MPP13_GPIO, /* Rear power switch (on|auto) */
49 MPP14_GPIO, /* USB fuse alarm */
50 MPP15_GPIO, /* Rear power switch (auto|off) */
51 MPP16_GPIO, /* SATA HDD1 power */
52 MPP17_GPIO, /* SATA HDD2 power */
53 MPP20_SATA1_ACTn,
54 MPP21_SATA0_ACTn,
55 MPP24_GPIO, /* USB mode select */
56 MPP26_GPIO, /* USB device vbus */
57 MPP28_GPIO, /* USB enable host vbus */
Simon Guinotbfbf8862013-06-18 15:14:50 +020058 MPP29_GPIO, /* CPLD GPIO bus ALE */
Simon Guinot72198a32011-11-21 19:25:46 +053059 MPP34_GPIO, /* Rear Push button 0=on 1=off */
60 MPP35_GPIO, /* Inhibit switch power-off */
61 MPP36_GPIO, /* SATA HDD1 presence */
62 MPP37_GPIO, /* SATA HDD2 presence */
63 MPP40_GPIO, /* eSATA presence */
Simon Guinotbfbf8862013-06-18 15:14:50 +020064 MPP44_GPIO, /* CPLD GPIO bus (data 0) */
65 MPP45_GPIO, /* CPLD GPIO bus (data 1) */
66 MPP46_GPIO, /* CPLD GPIO bus (data 2) */
67 MPP47_GPIO, /* CPLD GPIO bus (addr 0) */
68 MPP48_GPIO, /* CPLD GPIO bus (addr 1) */
69 MPP49_GPIO, /* CPLD GPIO bus (addr 2) */
Simon Guinot72198a32011-11-21 19:25:46 +053070 0
71 };
72
Valentin Longchamp7d0d5022012-06-01 01:31:00 +000073 kirkwood_mpp_conf(kwmpp_config, NULL);
Simon Guinot72198a32011-11-21 19:25:46 +053074
75 return 0;
76}
77
78int board_init(void)
79{
80 /* Machine number */
81 gd->bd->bi_arch_number = MACH_TYPE_NET2BIG_V2;
82
83 /* Boot parameters address */
Stefan Roese0b741752014-10-22 12:13:13 +020084 gd->bd->bi_boot_params = mvebu_sdram_bar(0) + 0x100;
Simon Guinot72198a32011-11-21 19:25:46 +053085
86 return 0;
87}
88
Simon Guinota35cb4c2011-11-21 19:25:47 +053089#if defined(CONFIG_MISC_INIT_R)
Simon Guinot1dd67e62013-06-18 15:14:48 +020090
Tom Rini6a5dccc2022-11-16 13:10:41 -050091#if defined(CONFIG_CMD_I2C) && defined(CFG_SYS_I2C_G762_ADDR)
Simon Guinot1dd67e62013-06-18 15:14:48 +020092/*
93 * Start I2C fan (GMT G762 controller)
94 */
95static void init_fan(void)
96{
97 u8 data;
98
99 i2c_set_bus_num(0);
100
101 /* Enable open-loop and PWM modes */
102 data = 0x20;
Tom Rini6a5dccc2022-11-16 13:10:41 -0500103 if (i2c_write(CFG_SYS_I2C_G762_ADDR,
Simon Guinot1dd67e62013-06-18 15:14:48 +0200104 G762_REG_FAN_CMD1, 1, &data, 1) != 0)
105 goto err;
106 data = 0;
Tom Rini6a5dccc2022-11-16 13:10:41 -0500107 if (i2c_write(CFG_SYS_I2C_G762_ADDR,
Simon Guinot1dd67e62013-06-18 15:14:48 +0200108 G762_REG_SET_CNT, 1, &data, 1) != 0)
109 goto err;
110 /*
111 * RPM to PWM (set_out register) fan speed conversion array:
112 * 0 0x00
113 * 1500 0x04
114 * 2800 0x08
115 * 3400 0x0C
116 * 3700 0x10
117 * 4400 0x20
118 * 4700 0x30
119 * 4800 0x50
120 * 5200 0x80
121 * 5400 0xC0
122 * 5500 0xFF
123 *
124 * Start fan at low speed (2800 RPM):
125 */
126 data = 0x08;
Tom Rini6a5dccc2022-11-16 13:10:41 -0500127 if (i2c_write(CFG_SYS_I2C_G762_ADDR,
Simon Guinot1dd67e62013-06-18 15:14:48 +0200128 G762_REG_SET_OUT, 1, &data, 1) != 0)
129 goto err;
130
131 return;
132err:
133 printf("Error: failed to start I2C fan @%02x\n",
Tom Rini6a5dccc2022-11-16 13:10:41 -0500134 CFG_SYS_I2C_G762_ADDR);
Simon Guinot1dd67e62013-06-18 15:14:48 +0200135}
136#else
137static void init_fan(void) {}
Tom Rini6a5dccc2022-11-16 13:10:41 -0500138#endif /* CONFIG_CMD_I2C && CFG_SYS_I2C_G762_ADDR */
Simon Guinot1dd67e62013-06-18 15:14:48 +0200139
Simon Guinotbfbf8862013-06-18 15:14:50 +0200140#if defined(CONFIG_NET2BIG_V2) && defined(CONFIG_KIRKWOOD_GPIO)
141/*
142 * CPLD GPIO bus:
143 *
144 * - address register : bit [0-2] -> GPIO [47-49]
145 * - data register : bit [0-2] -> GPIO [44-46]
146 * - enable register : GPIO 29
147 */
148static unsigned cpld_gpio_bus_addr[] = { 47, 48, 49 };
149static unsigned cpld_gpio_bus_data[] = { 44, 45, 46 };
150
151static struct cpld_gpio_bus cpld_gpio_bus = {
152 .addr = cpld_gpio_bus_addr,
153 .num_addr = ARRAY_SIZE(cpld_gpio_bus_addr),
154 .data = cpld_gpio_bus_data,
155 .num_data = ARRAY_SIZE(cpld_gpio_bus_data),
156 .enable = 29,
157};
158
159/*
160 * LEDs configuration:
161 *
162 * The LEDs are controlled by a CPLD and can be configured through
163 * the CPLD GPIO bus.
164 *
165 * Address register selection:
166 *
167 * addr | register
168 * ----------------------------
169 * 0 | front LED
170 * 1 | front LED brightness
171 * 2 | SATA LED brightness
172 * 3 | SATA0 LED
173 * 4 | SATA1 LED
174 * 5 | SATA2 LED
175 * 6 | SATA3 LED
176 * 7 | SATA4 LED
177 *
178 * Data register configuration:
179 *
180 * data | LED brightness
181 * -------------------------------------------------
182 * 0 | min (off)
183 * - | -
184 * 7 | max
185 *
186 * data | front LED mode
187 * -------------------------------------------------
188 * 0 | fix off
189 * 1 | fix blue on
190 * 2 | fix red on
191 * 3 | blink blue on=1 sec and blue off=1 sec
192 * 4 | blink red on=1 sec and red off=1 sec
193 * 5 | blink blue on=2.5 sec and red on=0.5 sec
194 * 6 | blink blue on=1 sec and red on=1 sec
195 * 7 | blink blue on=0.5 sec and blue off=2.5 sec
196 *
197 * data | SATA LED mode
198 * -------------------------------------------------
199 * 0 | fix off
200 * 1 | SATA activity blink
201 * 2 | fix red on
202 * 3 | blink blue on=1 sec and blue off=1 sec
203 * 4 | blink red on=1 sec and red off=1 sec
204 * 5 | blink blue on=2.5 sec and red on=0.5 sec
205 * 6 | blink blue on=1 sec and red on=1 sec
206 * 7 | fix blue on
207 */
208static void init_leds(void)
209{
210 /* Enable the front blue LED */
211 cpld_gpio_bus_write(&cpld_gpio_bus, 0, 1);
212 cpld_gpio_bus_write(&cpld_gpio_bus, 1, 3);
213
214 /* Configure SATA LEDs to blink in relation with the SATA activity */
215 cpld_gpio_bus_write(&cpld_gpio_bus, 3, 1);
216 cpld_gpio_bus_write(&cpld_gpio_bus, 4, 1);
217 cpld_gpio_bus_write(&cpld_gpio_bus, 2, 3);
218}
219#else
220static void init_leds(void) {}
221#endif /* CONFIG_NET2BIG_V2 && CONFIG_KIRKWOOD_GPIO */
222
Simon Guinot72198a32011-11-21 19:25:46 +0530223int misc_init_r(void)
224{
Simon Guinot1dd67e62013-06-18 15:14:48 +0200225 init_fan();
Simon Guinota35cb4c2011-11-21 19:25:47 +0530226#if defined(CONFIG_CMD_I2C) && defined(CONFIG_SYS_I2C_EEPROM_ADDR)
Simon Glass64b723f2017-08-03 12:22:12 -0600227 if (!env_get("ethaddr")) {
Simon Guinot72198a32011-11-21 19:25:46 +0530228 uchar mac[6];
Simon Guinota35cb4c2011-11-21 19:25:47 +0530229 if (lacie_read_mac_address(mac) == 0)
Simon Glass8551d552017-08-03 12:22:11 -0600230 eth_env_set_enetaddr("ethaddr", mac);
Simon Guinot72198a32011-11-21 19:25:46 +0530231 }
Simon Guinota35cb4c2011-11-21 19:25:47 +0530232#endif
Simon Guinotbfbf8862013-06-18 15:14:50 +0200233 init_leds();
234
Simon Guinot72198a32011-11-21 19:25:46 +0530235 return 0;
236}
Simon Guinot1dd67e62013-06-18 15:14:48 +0200237#endif /* CONFIG_MISC_INIT_R */
Simon Guinot72198a32011-11-21 19:25:46 +0530238
Simon Guinota35cb4c2011-11-21 19:25:47 +0530239#if defined(CONFIG_CMD_NET) && defined(CONFIG_RESET_PHY_R)
Simon Guinot72198a32011-11-21 19:25:46 +0530240/* Configure and initialize PHY */
241void reset_phy(void)
242{
Simon Guinotab07aa22020-06-28 19:00:31 +0200243 mv_phy_88e1116_init("ethernet-controller@72000", 8);
Simon Guinot72198a32011-11-21 19:25:46 +0530244}
Simon Guinota35cb4c2011-11-21 19:25:47 +0530245#endif
Simon Guinot72198a32011-11-21 19:25:46 +0530246
Simon Guinota35cb4c2011-11-21 19:25:47 +0530247#if defined(CONFIG_KIRKWOOD_GPIO)
Simon Guinot72198a32011-11-21 19:25:46 +0530248/* Return GPIO push button status */
249static int
Simon Glassed38aef2020-05-10 11:40:03 -0600250do_read_push_button(struct cmd_tbl *cmdtp, int flag, int argc,
251 char *const argv[])
Simon Guinot72198a32011-11-21 19:25:46 +0530252{
253 return !kw_gpio_get_value(NET2BIG_V2_GPIO_PUSH_BUTTON);
254}
255
256U_BOOT_CMD(button, 1, 1, do_read_push_button,
257 "Return GPIO push button status 0=off 1=on", "");
Simon Guinota35cb4c2011-11-21 19:25:47 +0530258#endif