blob: 110a4f8795675dba1c04f9968412fafaab4b6226 [file] [log] [blame]
Tom Rinia2f4c912013-08-09 11:22:17 -04001/*
2 * ti_armv7_common.h
3 *
4 * Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com/
5 *
6 * SPDX-License-Identifier: GPL-2.0+
7 *
8 * The various ARMv7 SoCs from TI all share a number of IP blocks when
9 * implementing a given feature. Rather than define these in every
10 * board or even SoC common file, we define a common file to be re-used
11 * in all cases. While technically true that some of these details are
12 * configurable at the board design, they are common throughout SoC
13 * reference platforms as well as custom designs and become de facto
14 * standards.
15 */
16
17#ifndef __CONFIG_TI_ARMV7_COMMON_H__
18#define __CONFIG_TI_ARMV7_COMMON_H__
19
20/* Common define for many platforms. */
21#define CONFIG_OMAP
22#define CONFIG_OMAP_COMMON
Tom Riniecf0b652014-04-03 15:17:14 -040023#define CONFIG_SYS_GENERIC_BOARD
Tom Rinia2f4c912013-08-09 11:22:17 -040024
25/*
26 * We typically do not contain NOR flash. In the cases where we do, we
27 * undefine this later.
28 */
29#define CONFIG_SYS_NO_FLASH
30
31/* Support both device trees and ATAGs. */
32#define CONFIG_OF_LIBFDT
33#define CONFIG_CMDLINE_TAG
34#define CONFIG_SETUP_MEMORY_TAGS
35#define CONFIG_INITRD_TAG
36
37/*
38 * Our DDR memory always starts at 0x80000000 and U-Boot shall have
39 * relocated itself to higher in memory by the time this value is used.
Tom Rini96886f22014-03-28 15:03:29 -040040 * However, set this to a 32MB offset to allow for easier Linux kernel
41 * booting as the default is often used as the kernel load address.
42 */
43#define CONFIG_SYS_LOAD_ADDR 0x82000000
44
45/*
46 * We setup defaults based on constraints from the Linux kernel, which should
47 * also be safe elsewhere. We have the default load at 32MB into DDR (for
48 * the kernel), FDT above 128MB (the maximum location for the end of the
49 * kernel), and the ramdisk 512KB above that (allowing for hopefully never
50 * seen large trees). We say all of this must be within the first 256MB
51 * as that will normally be within the kernel lowmem and thus visible via
52 * bootm_size and we only run on platforms with 256MB or more of memory.
Tom Rinia2f4c912013-08-09 11:22:17 -040053 */
Tom Rini96886f22014-03-28 15:03:29 -040054#define DEFAULT_LINUX_BOOT_ENV \
55 "loadaddr=0x82000000\0" \
56 "kernel_addr_r=0x82000000\0" \
57 "fdtaddr=0x88000000\0" \
58 "fdt_addr_r=0x88000000\0" \
59 "rdaddr=0x88080000\0" \
60 "ramdisk_addr_r=0x88080000\0" \
61 "bootm_size=0x10000000\0"
Tom Rinia2f4c912013-08-09 11:22:17 -040062
63/*
64 * Default to a quick boot delay.
65 */
66#define CONFIG_BOOTDELAY 1
67
68/*
Enric Balletbò i Serra07322c52013-12-06 21:30:21 +010069 * DDR information. If the CONFIG_NR_DRAM_BANKS is not defined,
70 * we say (for simplicity) that we have 1 bank, always, even when
71 * we have more. We always start at 0x80000000, and we place the
72 * initial stack pointer in our SRAM. Otherwise, we can define
73 * CONFIG_NR_DRAM_BANKS before including this file.
Tom Rinia2f4c912013-08-09 11:22:17 -040074 */
Enric Balletbò i Serra07322c52013-12-06 21:30:21 +010075#ifndef CONFIG_NR_DRAM_BANKS
Tom Rinia2f4c912013-08-09 11:22:17 -040076#define CONFIG_NR_DRAM_BANKS 1
Enric Balletbò i Serra07322c52013-12-06 21:30:21 +010077#endif
Tom Rinia2f4c912013-08-09 11:22:17 -040078#define CONFIG_SYS_SDRAM_BASE 0x80000000
79#define CONFIG_SYS_INIT_SP_ADDR (NON_SECURE_SRAM_END - \
80 GENERATED_GBL_DATA_SIZE)
81
82/* Timer information. */
83#define CONFIG_SYS_PTV 2 /* Divisor: 2^(PTV+1) => 8 */
Tom Rinia2f4c912013-08-09 11:22:17 -040084
85/* I2C IP block */
86#define CONFIG_I2C
Tom Rinic5e96362013-08-20 08:53:49 -040087#define CONFIG_CMD_I2C
Heiko Schocherf53f2b82013-10-22 11:03:18 +020088#define CONFIG_SYS_I2C
89#define CONFIG_SYS_OMAP24_I2C_SPEED 100000
90#define CONFIG_SYS_OMAP24_I2C_SLAVE 1
91#define CONFIG_SYS_I2C_OMAP24XX
Tom Rinia2f4c912013-08-09 11:22:17 -040092
93/* MMC/SD IP block */
94#define CONFIG_MMC
95#define CONFIG_GENERIC_MMC
96#define CONFIG_OMAP_HSMMC
97#define CONFIG_CMD_MMC
98
99/* McSPI IP block */
100#define CONFIG_SPI
101#define CONFIG_OMAP3_SPI
Tom Rinibd97be62013-08-09 11:22:19 -0400102#define CONFIG_CMD_SPI
Tom Rinia2f4c912013-08-09 11:22:17 -0400103
104/* GPIO block */
105#define CONFIG_OMAP_GPIO
Tom Rini380c2b72013-08-09 11:22:20 -0400106#define CONFIG_CMD_GPIO
Tom Rinia2f4c912013-08-09 11:22:17 -0400107
108/*
109 * GPMC NAND block. We support 1 device and the physical address to
110 * access CS0 at is 0x8000000.
111 */
112#ifdef CONFIG_NAND
Tom Rinia2f4c912013-08-09 11:22:17 -0400113#define CONFIG_NAND_OMAP_GPMC
Tom Rinie10247f2014-04-03 15:17:15 -0400114#ifndef CONFIG_SYS_NAND_BASE
Tom Rinia2f4c912013-08-09 11:22:17 -0400115#define CONFIG_SYS_NAND_BASE 0x8000000
Tom Rinie10247f2014-04-03 15:17:15 -0400116#endif
Tom Rinia2f4c912013-08-09 11:22:17 -0400117#define CONFIG_SYS_MAX_NAND_DEVICE 1
Tom Rinic5e96362013-08-20 08:53:49 -0400118#define CONFIG_CMD_NAND
Tom Rinia2f4c912013-08-09 11:22:17 -0400119#endif
120
121/*
122 * The following are general good-enough settings for U-Boot. We set a
123 * large malloc pool as we generally have a lot of DDR, and we opt for
124 * function over binary size in the main portion of U-Boot as this is
125 * generally easily constrained later if needed. We enable the config
126 * options that give us information in the environment about what board
127 * we are on so we do not need to rely on the command prompt. We set a
128 * console baudrate of 115200 and use the default baud rate table.
129 */
Przemyslaw Marczak4af8b142015-03-04 14:01:29 +0100130#ifdef CONFIG_DFU_MMC
131#define CONFIG_SYS_MALLOC_LEN ((16 << 20) + CONFIG_SYS_DFU_DATA_BUF_SIZE)
132#else
133#define CONFIG_SYS_MALLOC_LEN (16 << 20)
134#endif
Tom Rinia2f4c912013-08-09 11:22:17 -0400135#define CONFIG_SYS_HUSH_PARSER
Tom Rinic5e96362013-08-20 08:53:49 -0400136#define CONFIG_SYS_PROMPT "U-Boot# "
137#define CONFIG_SYS_CONSOLE_INFO_QUIET
138#define CONFIG_BAUDRATE 115200
139#define CONFIG_ENV_VARS_UBOOT_CONFIG /* Strongly encouraged */
140#define CONFIG_ENV_OVERWRITE /* Overwrite ethaddr / serial# */
141
142/* As stated above, the following choices are optional. */
143#define CONFIG_SYS_LONGHELP
Tom Rinia2f4c912013-08-09 11:22:17 -0400144#define CONFIG_AUTO_COMPLETE
145#define CONFIG_CMDLINE_EDITING
Tom Rinia2f4c912013-08-09 11:22:17 -0400146#define CONFIG_VERSION_VARIABLE
Tom Rinia2f4c912013-08-09 11:22:17 -0400147
148/* We set the max number of command args high to avoid HUSH bugs. */
149#define CONFIG_SYS_MAXARGS 64
150
151/* Console I/O Buffer Size */
152#define CONFIG_SYS_CBSIZE 512
153/* Print Buffer Size */
154#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE \
155 + sizeof(CONFIG_SYS_PROMPT) + 16)
156/* Boot Argument Buffer Size */
157#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
158
Tom Rinia2f4c912013-08-09 11:22:17 -0400159/*
160 * When we have SPI, NOR or NAND flash we expect to be making use of
161 * mtdparts, both for ease of use in U-Boot and for passing information
162 * on to the Linux kernel.
163 */
164#if defined(CONFIG_SPI_BOOT) || defined(CONFIG_NOR) || defined(CONFIG_NAND)
165#define CONFIG_MTD_DEVICE /* Required for mtdparts */
166#define CONFIG_CMD_MTDPARTS
167#endif
168
169/*
170 * For commands to use, we take the default list and add a few other
171 * useful commands. Note that we must have set CONFIG_SYS_NO_FLASH
172 * prior to this include, in order to skip a few commands. When we do
173 * have flash, if we expect these commands they must be enabled in that
Tom Rinic5e96362013-08-20 08:53:49 -0400174 * config. If desired, a specific list of desired commands can be used
175 * instead.
Tom Rinia2f4c912013-08-09 11:22:17 -0400176 */
177#include <config_cmd_default.h>
178#define CONFIG_CMD_ASKENV
179#define CONFIG_CMD_ECHO
180#define CONFIG_CMD_BOOTZ
Guillaume GARDETaf02aa12014-11-03 14:26:17 +0100181#define CONFIG_SUPPORT_RAW_INITRD
Tom Rinia2f4c912013-08-09 11:22:17 -0400182
183/*
184 * Common filesystems support. When we have removable storage we
185 * enabled a number of useful commands and support.
186 */
187#if defined(CONFIG_MMC) || defined(CONFIG_USB_STORAGE)
188#define CONFIG_DOS_PARTITION
189#define CONFIG_CMD_FAT
190#define CONFIG_FAT_WRITE
191#define CONFIG_CMD_EXT2
192#define CONFIG_CMD_EXT4
193#define CONFIG_CMD_FS_GENERIC
Nishanth Menon53e42b72014-12-18 14:32:14 -0600194#define CONFIG_PARTITION_UUIDS
195#define CONFIG_CMD_PART
Tom Rinia2f4c912013-08-09 11:22:17 -0400196#endif
197
198/*
199 * Our platforms make use of SPL to initalize the hardware (primarily
200 * memory) enough for full U-Boot to be loaded. We also support Falcon
201 * Mode so that the Linux kernel can be booted directly from SPL
202 * instead, if desired. We make use of the general SPL framework found
203 * under common/spl/. Given our generally common memory map, we set a
204 * number of related defaults and sizes here.
205 */
Sourav Poddar5248bba2014-05-19 16:53:37 -0400206#if !defined(CONFIG_NOR_BOOT) && \
207 !(defined(CONFIG_QSPI_BOOT) && defined(CONFIG_AM43XX))
Tom Rinia2f4c912013-08-09 11:22:17 -0400208#define CONFIG_SPL_FRAMEWORK
209#define CONFIG_SPL_OS_BOOT
210
211/*
Tom Rinibe737992014-07-18 11:51:32 -0400212 * Place the image at the start of the ROM defined image space (per
213 * CONFIG_SPL_TEXT_BASE and we limit our size to the ROM-defined
214 * downloaded image area. We initalize DRAM as soon as we can so that
215 * we can place stack, malloc and BSS there. We load U-Boot itself into
216 * memory at 0x80800000 for legacy reasons (to not conflict with older
217 * SPLs). We have our BSS be placed 2MiB after this, to allow for the
218 * default Linux kernel address of 0x80008000 to work with most sized
219 * kernels, in the Falcon Mode case. We have the SPL malloc pool at the
Simon Glass0c078ea2015-03-03 08:03:02 -0700220 * end of the BSS area. We suggest that the stack be placed at 32MiB after
221 * the start of DRAM to allow room for all of the above (handled in Kconfig).
Tom Rinia2f4c912013-08-09 11:22:17 -0400222 */
Tom Rinie10247f2014-04-03 15:17:15 -0400223#ifndef CONFIG_SYS_TEXT_BASE
Tom Rinia2f4c912013-08-09 11:22:17 -0400224#define CONFIG_SYS_TEXT_BASE 0x80800000
Tom Rinie10247f2014-04-03 15:17:15 -0400225#endif
226#ifndef CONFIG_SPL_BSS_START_ADDR
Tom Rinia2f4c912013-08-09 11:22:17 -0400227#define CONFIG_SPL_BSS_START_ADDR 0x80a00000
228#define CONFIG_SPL_BSS_MAX_SIZE 0x80000 /* 512 KB */
Tom Rinie10247f2014-04-03 15:17:15 -0400229#endif
230#ifndef CONFIG_SYS_SPL_MALLOC_START
Tom Rinia2f4c912013-08-09 11:22:17 -0400231#define CONFIG_SYS_SPL_MALLOC_START (CONFIG_SPL_BSS_START_ADDR + \
232 CONFIG_SPL_BSS_MAX_SIZE)
233#define CONFIG_SYS_SPL_MALLOC_SIZE CONFIG_SYS_MALLOC_LEN
Tom Rinie10247f2014-04-03 15:17:15 -0400234#endif
Tom Rinia2f4c912013-08-09 11:22:17 -0400235
236/* RAW SD card / eMMC locations. */
237#define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR 0x300 /* address 0x60000 */
238#define CONFIG_SYS_U_BOOT_MAX_SIZE_SECTORS 0x200 /* 256 KB */
239
240/* FAT sd card locations. */
Paul Kocialkowski341e8cd2014-11-08 23:14:55 +0100241#define CONFIG_SYS_MMCSD_FS_BOOT_PARTITION 1
Guillaume GARDET602a16c2014-10-15 17:53:11 +0200242#define CONFIG_SPL_FS_LOAD_PAYLOAD_NAME "u-boot.img"
Tom Rinia2f4c912013-08-09 11:22:17 -0400243
244#ifdef CONFIG_SPL_OS_BOOT
Tom Rinia2f4c912013-08-09 11:22:17 -0400245/* FAT */
Guillaume GARDET602a16c2014-10-15 17:53:11 +0200246#define CONFIG_SPL_FS_LOAD_KERNEL_NAME "uImage"
247#define CONFIG_SPL_FS_LOAD_ARGS_NAME "args"
Tom Rinia2f4c912013-08-09 11:22:17 -0400248
249/* RAW SD card / eMMC */
250#define CONFIG_SYS_MMCSD_RAW_MODE_KERNEL_SECTOR 0x900 /* address 0x120000 */
251#define CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTOR 0x80 /* address 0x10000 */
252#define CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTORS 0x80 /* 64KiB */
253
Tom Rinia2f4c912013-08-09 11:22:17 -0400254/* spl export command */
255#define CONFIG_CMD_SPL
256#endif
257
258#ifdef CONFIG_MMC
Tom Rinif48e5ee2013-08-20 08:53:44 -0400259#define CONFIG_SPL_LIBDISK_SUPPORT
Tom Rinia2f4c912013-08-09 11:22:17 -0400260#define CONFIG_SPL_MMC_SUPPORT
261#define CONFIG_SPL_FAT_SUPPORT
262#endif
263
Tom Rinif48e5ee2013-08-20 08:53:44 -0400264/* General parts of the framework, required. */
Tom Rinia2f4c912013-08-09 11:22:17 -0400265#define CONFIG_SPL_I2C_SUPPORT
266#define CONFIG_SPL_LIBCOMMON_SUPPORT
Tom Rinia2f4c912013-08-09 11:22:17 -0400267#define CONFIG_SPL_LIBGENERIC_SUPPORT
268#define CONFIG_SPL_SERIAL_SUPPORT
269#define CONFIG_SPL_GPIO_SUPPORT
270#define CONFIG_SPL_BOARD_INIT
271
272#ifdef CONFIG_NAND
Tom Rinia2f4c912013-08-09 11:22:17 -0400273#define CONFIG_SPL_NAND_SUPPORT
274#define CONFIG_SPL_NAND_BASE
275#define CONFIG_SPL_NAND_DRIVERS
276#define CONFIG_SPL_NAND_ECC
Tom Rini543c9f12014-03-28 12:03:36 -0400277#define CONFIG_SPL_MTD_SUPPORT
Tom Rinia2f4c912013-08-09 11:22:17 -0400278#define CONFIG_SYS_NAND_U_BOOT_START CONFIG_SYS_TEXT_BASE
Tom Rinia2f4c912013-08-09 11:22:17 -0400279#endif
280#endif /* !CONFIG_NOR_BOOT */
281
282#endif /* __CONFIG_TI_ARMV7_COMMON_H__ */