Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 07327a50ba45ed096c9ba749aad189645819c153 / . / board / freescale / mpc8555cds / tlb.c
blob: c5434a069f94952a6bd5aefd744e367a13299d9c [file] [log] [blame]
Kumar Gala1242b882008-01-17 01:01:09 -0600[diff] [blame]1/*
2 * Copyright 2008 Freescale Semiconductor, Inc.
3 *
4 * (C) Copyright 2000
5 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
6 *
7 * See file CREDITS for list of people who contributed to this
8 * project.
9 *
10 * This program is free software; you can redistribute it and/or
11 * modify it under the terms of the GNU General Public License as
12 * published by the Free Software Foundation; either version 2 of
13 * the License, or (at your option) any later version.
14 *
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 * GNU General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License
21 * along with this program; if not, write to the Free Software
22 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
23 * MA 02111-1307 USA
24 */
25
26#include <common.h>
27#include <asm/mmu.h>
28
29struct fsl_e_tlb_entry tlb_table[] = {
30 /* TLB 0 - for temp stack in cache */
31 SET_TLB_ENTRY(0, CFG_INIT_RAM_ADDR, CFG_INIT_RAM_ADDR,
32 MAS3_SX|MAS3_SW|MAS3_SR, 0,
33 0, 0, BOOKE_PAGESZ_4K, 0),
34 SET_TLB_ENTRY(0, CFG_INIT_RAM_ADDR + 4 * 1024 , CFG_INIT_RAM_ADDR + 4 * 1024,
35 MAS3_SX|MAS3_SW|MAS3_SR, 0,
36 0, 0, BOOKE_PAGESZ_4K, 0),
37 SET_TLB_ENTRY(0, CFG_INIT_RAM_ADDR + 8 * 1024 , CFG_INIT_RAM_ADDR + 8 * 1024,
38 MAS3_SX|MAS3_SW|MAS3_SR, 0,
39 0, 0, BOOKE_PAGESZ_4K, 0),
40 SET_TLB_ENTRY(0, CFG_INIT_RAM_ADDR + 12 * 1024 , CFG_INIT_RAM_ADDR + 12 * 1024,
41 MAS3_SX|MAS3_SW|MAS3_SR, 0,
42 0, 0, BOOKE_PAGESZ_4K, 0),
43
44 /*
45 * TLB 0: 16M Non-cacheable, guarded
46 * 0xff000000 16M FLASH
47 * Out of reset this entry is only 4K.
48 */
49 SET_TLB_ENTRY(1, CFG_FLASH_BASE, CFG_FLASH_BASE,
50 MAS3_SX|MAS3_SW|MAS3_SR, MAS2_I|MAS2_G,
51 0, 0, BOOKE_PAGESZ_16M, 1),
52
53 /*
54 * TLB 1: 256M Non-cacheable, guarded
55 * 0x80000000 256M PCI1 MEM First half
56 */
57 SET_TLB_ENTRY(1, CFG_PCI1_MEM_PHYS, CFG_PCI1_MEM_PHYS,
58 MAS3_SX|MAS3_SW|MAS3_SR, MAS2_I|MAS2_G,
59 0, 1, BOOKE_PAGESZ_256M, 1),
60
61 /*
62 * TLB 2: 256M Non-cacheable, guarded
63 * 0x90000000 256M PCI1 MEM Second half
64 */
65 SET_TLB_ENTRY(1, CFG_PCI1_MEM_PHYS + 0x10000000, CFG_PCI1_MEM_PHYS + 0x10000000,
66 MAS3_SX|MAS3_SW|MAS3_SR, MAS2_I|MAS2_G,
67 0, 2, BOOKE_PAGESZ_256M, 1),
68
69 /*
70 * TLB 3: 256M Non-cacheable, guarded
71 * 0xa0000000 256M PCI2 MEM First half
72 */
73 SET_TLB_ENTRY(1, CFG_PCI2_MEM_PHYS, CFG_PCI2_MEM_PHYS,
74 MAS3_SX|MAS3_SW|MAS3_SR, MAS2_I|MAS2_G,
75 0, 3, BOOKE_PAGESZ_256M, 1),
76
77 /*
78 * TLB 4: 256M Non-cacheable, guarded
79 * 0xb0000000 256M PCI2 MEM Second half
80 */
81 SET_TLB_ENTRY(1, CFG_PCI2_MEM_PHYS + 0x10000000, CFG_PCI2_MEM_PHYS + 0x10000000,
82 MAS3_SX|MAS3_SW|MAS3_SR, MAS2_I|MAS2_G,
83 0, 4, BOOKE_PAGESZ_256M, 1),
84
85 /*
86 * TLB 5: 64M Non-cacheable, guarded
87 * 0xe000_0000 1M CCSRBAR
88 * 0xe200_0000 16M PCI1 IO
89 * 0xe300_0000 16M PCI2 IO
90 */
Kumar Galad33a55f2008-01-30 14:55:14 -0600[diff] [blame]91 SET_TLB_ENTRY(1, CFG_CCSRBAR, CFG_CCSRBAR_PHYS,
Kumar Gala1242b882008-01-17 01:01:09 -0600[diff] [blame]92 MAS3_SX|MAS3_SW|MAS3_SR, MAS2_I|MAS2_G,
93 0, 5, BOOKE_PAGESZ_64M, 1),
94
95 /*
96 * TLB 6: 64M Cacheable, non-guarded
97 * 0xf000_0000 64M LBC SDRAM
98 */
99 SET_TLB_ENTRY(1, CFG_LBC_SDRAM_BASE, CFG_LBC_SDRAM_BASE,
100 MAS3_SX|MAS3_SW|MAS3_SR, 0,
101 0, 6, BOOKE_PAGESZ_64M, 1),
102
103 /*
104 * TLB 7: 1M Non-cacheable, guarded
105 * 0xf8000000 1M CADMUS registers
106 */
107 SET_TLB_ENTRY(1, CADMUS_BASE_ADDR, CADMUS_BASE_ADDR,
108 MAS3_SX|MAS3_SW|MAS3_SR, MAS2_I|MAS2_G,
109 0, 7, BOOKE_PAGESZ_1M, 1),
110};
111
112int num_tlb_entries = ARRAY_SIZE(tlb_table);