Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 0725cf4e0745594dc7e0c8b257bd010ff744e9d4 / . / configs / am62x_evm_r5_defconfig
blob: 44a9130d993ec839d3fc74c1728cc9d6b95266ee [file] [log] [blame]
Vignesh Raghavendrabf9bca72022-05-25 13:38:49 +0530[diff] [blame]1CONFIG_ARM=y
2CONFIG_ARCH_K3=y
Dhruva Golec52e8d32022-10-27 20:23:11 +0530[diff] [blame]3CONFIG_SYS_MALLOC_LEN=0x08000000
Vignesh Raghavendrabf9bca72022-05-25 13:38:49 +0530[diff] [blame]4CONFIG_SYS_MALLOC_F_LEN=0x9000
5CONFIG_SPL_LIBCOMMON_SUPPORT=y
6CONFIG_SPL_LIBGENERIC_SUPPORT=y
Georgi Vlaev8b1bbf92022-06-14 17:45:34 +0300[diff] [blame]7CONFIG_NR_DRAM_BANKS=2
Vignesh Raghavendrabf9bca72022-05-25 13:38:49 +0530[diff] [blame]8CONFIG_SOC_K3_AM625=y
9CONFIG_TARGET_AM625_R5_EVM=y
Tom Rini9924ca12023-02-17 09:58:06 -0500[diff] [blame]10CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
Kamlesh Gurudasani0725cf42023-03-02 19:40:47 +0530[diff] [blame^]11CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x43c3a7f0
Sjoerd Simons05b61862022-12-20 16:21:44 +0100[diff] [blame]12CONFIG_ENV_SIZE=0x20000
Vignesh Raghavendrabf9bca72022-05-25 13:38:49 +0530[diff] [blame]13CONFIG_DM_GPIO=y
14CONFIG_SPL_DM_SPI=y
15CONFIG_DEFAULT_DEVICE_TREE="k3-am625-r5-sk"
16CONFIG_SPL_TEXT_BASE=0x43c00000
Tom Rini9924ca12023-02-17 09:58:06 -0500[diff] [blame]17CONFIG_DM_RESET=y
Vignesh Raghavendrabf9bca72022-05-25 13:38:49 +0530[diff] [blame]18CONFIG_SPL_MMC=y
19CONFIG_SPL_SERIAL=y
Tom Rinie0a54502022-07-25 17:19:18 -0400[diff] [blame]20CONFIG_SPL_DRIVERS_MISC=y
Vignesh Raghavendrabf9bca72022-05-25 13:38:49 +0530[diff] [blame]21CONFIG_SPL_STACK_R_ADDR=0x82000000
Kamlesh Gurudasani0725cf42023-03-02 19:40:47 +0530[diff] [blame^]22CONFIG_SPL_SYS_MALLOC_F_LEN=0x7000
23CONFIG_SPL_SIZE_LIMIT=0x3A7F0
24CONFIG_SPL_SIZE_LIMIT_PROVIDE_STACK=0x3500
Vignesh Raghavendrabf9bca72022-05-25 13:38:49 +0530[diff] [blame]25CONFIG_SPL_FS_FAT=y
26CONFIG_SPL_LIBDISK_SUPPORT=y
Dhruva Golec52e8d32022-10-27 20:23:11 +0530[diff] [blame]27CONFIG_SPL_SPI_FLASH_SUPPORT=y
Sjoerd Simons05b61862022-12-20 16:21:44 +0100[diff] [blame]28CONFIG_SPL_SPI=y
Vignesh Raghavendrabf9bca72022-05-25 13:38:49 +0530[diff] [blame]29CONFIG_SPL_LOAD_FIT=y
30CONFIG_SPL_LOAD_FIT_ADDRESS=0x80080000
31CONFIG_SPL_FIT_IMAGE_POST_PROCESS=y
32# CONFIG_DISPLAY_CPUINFO is not set
Kamlesh Gurudasani0725cf42023-03-02 19:40:47 +0530[diff] [blame^]33CONFIG_SPL_SIZE_LIMIT_SUBTRACT_GD=y
34CONFIG_SPL_SIZE_LIMIT_SUBTRACT_MALLOC=y
35CONFIG_SPL_MAX_SIZE=0x3B000
36CONFIG_SPL_PAD_TO=0x0
Vignesh Raghavendrabf9bca72022-05-25 13:38:49 +0530[diff] [blame]37CONFIG_SPL_HAS_BSS_LINKER_SECTION=y
Kamlesh Gurudasani0725cf42023-03-02 19:40:47 +0530[diff] [blame^]38CONFIG_SPL_BSS_START_ADDR=0x43c3b000
39CONFIG_SPL_BSS_MAX_SIZE=0x3000
40CONFIG_SPL_SYS_REPORT_STACK_F_USAGE=y
Vignesh Raghavendrabf9bca72022-05-25 13:38:49 +0530[diff] [blame]41CONFIG_SPL_SYS_MALLOC_SIMPLE=y
42CONFIG_SPL_STACK_R=y
43CONFIG_SPL_SEPARATE_BSS=y
44CONFIG_SYS_SPL_MALLOC=y
45CONFIG_HAS_CUSTOM_SPL_MALLOC_START=y
46CONFIG_CUSTOM_SYS_SPL_MALLOC_ADDR=0x84000000
47CONFIG_SYS_SPL_MALLOC_SIZE=0x1000000
48CONFIG_SPL_EARLY_BSS=y
49CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_SECTOR=y
50CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR=0x400
51CONFIG_SPL_DM_MAILBOX=y
Dhruva Golec52e8d32022-10-27 20:23:11 +0530[diff] [blame]52CONFIG_SPL_DM_SPI_FLASH=y
Sjoerd Simons05b61862022-12-20 16:21:44 +0100[diff] [blame]53CONFIG_SPL_DM_RESET=y
Vignesh Raghavendrabf9bca72022-05-25 13:38:49 +0530[diff] [blame]54CONFIG_SPL_POWER_DOMAIN=y
55CONFIG_SPL_RAM_SUPPORT=y
56CONFIG_SPL_RAM_DEVICE=y
57CONFIG_SPL_REMOTEPROC=y
Dhruva Golec52e8d32022-10-27 20:23:11 +0530[diff] [blame]58# CONFIG_SPL_SPI_FLASH_TINY is not set
59CONFIG_SPL_SPI_FLASH_SFDP_SUPPORT=y
60CONFIG_SPL_SPI_LOAD=y
Sjoerd Simons05b61862022-12-20 16:21:44 +0100[diff] [blame]61CONFIG_SYS_SPI_U_BOOT_OFFS=0x80000
Vignesh Raghavendrabf9bca72022-05-25 13:38:49 +0530[diff] [blame]62CONFIG_SPL_YMODEM_SUPPORT=y
63CONFIG_HUSH_PARSER=y
64CONFIG_CMD_ASKENV=y
65CONFIG_CMD_DFU=y
66CONFIG_CMD_GPT=y
67CONFIG_CMD_MMC=y
68CONFIG_CMD_REMOTEPROC=y
69# CONFIG_CMD_SETEXPR is not set
70CONFIG_CMD_TIME=y
71CONFIG_CMD_FAT=y
72CONFIG_OF_CONTROL=y
73CONFIG_SPL_OF_CONTROL=y
74CONFIG_SPL_MULTI_DTB_FIT=y
75CONFIG_SPL_MULTI_DTB_FIT_NO_COMPRESSION=y
76CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Vignesh Raghavendrabf9bca72022-05-25 13:38:49 +0530[diff] [blame]77CONFIG_SPL_DM=y
78CONFIG_SPL_DM_SEQ_ALIAS=y
79CONFIG_REGMAP=y
80CONFIG_SPL_REGMAP=y
81CONFIG_SPL_OF_TRANSLATE=y
82CONFIG_CLK=y
83CONFIG_SPL_CLK=y
84CONFIG_SPL_CLK_CCF=y
85CONFIG_SPL_CLK_K3_PLL=y
86CONFIG_SPL_CLK_K3=y
87CONFIG_TI_SCI_PROTOCOL=y
88CONFIG_DA8XX_GPIO=y
89CONFIG_DM_MAILBOX=y
90CONFIG_K3_SEC_PROXY=y
Tom Rinie0a54502022-07-25 17:19:18 -0400[diff] [blame]91CONFIG_SPL_MISC=y
92CONFIG_ESM_K3=y
Vignesh Raghavendrabf9bca72022-05-25 13:38:49 +0530[diff] [blame]93CONFIG_MMC_SDHCI=y
94CONFIG_MMC_SDHCI_ADMA=y
95CONFIG_SPL_MMC_SDHCI_ADMA=y
96CONFIG_MMC_SDHCI_AM654=y
Sjoerd Simons05b61862022-12-20 16:21:44 +0100[diff] [blame]97CONFIG_DM_SPI_FLASH=y
98CONFIG_SF_DEFAULT_MODE=0
99CONFIG_SF_DEFAULT_SPEED=25000000
100CONFIG_SPI_FLASH_SFDP_SUPPORT=y
101CONFIG_SPI_FLASH_SOFT_RESET=y
102CONFIG_SPI_FLASH_SOFT_RESET_ON_BOOT=y
103CONFIG_SPI_FLASH_SPANSION=y
104CONFIG_SPI_FLASH_S28HX_T=y
Vignesh Raghavendrabf9bca72022-05-25 13:38:49 +0530[diff] [blame]105CONFIG_PINCTRL=y
106# CONFIG_PINCTRL_GENERIC is not set
107CONFIG_SPL_PINCTRL=y
108# CONFIG_SPL_PINCTRL_GENERIC is not set
109CONFIG_PINCTRL_SINGLE=y
110CONFIG_POWER_DOMAIN=y
111CONFIG_TI_POWER_DOMAIN=y
112CONFIG_K3_SYSTEM_CONTROLLER=y
113CONFIG_REMOTEPROC_TI_K3_ARM64=y
Vignesh Raghavendrabf9bca72022-05-25 13:38:49 +0530[diff] [blame]114CONFIG_RESET_TI_SCI=y
115CONFIG_SPECIFY_CONSOLE_INDEX=y
116CONFIG_DM_SERIAL=y
117CONFIG_SOC_DEVICE=y
118CONFIG_SOC_DEVICE_TI_K3=y
119CONFIG_SOC_TI=y
Sjoerd Simons05b61862022-12-20 16:21:44 +0100[diff] [blame]120CONFIG_SPI=y
121CONFIG_DM_SPI=y
122CONFIG_CADENCE_QSPI=y
Vignesh Raghavendrabf9bca72022-05-25 13:38:49 +0530[diff] [blame]123CONFIG_TIMER=y
124CONFIG_SPL_TIMER=y
125CONFIG_OMAP_TIMER=y
126CONFIG_LIB_RATIONAL=y
127CONFIG_SPL_LIB_RATIONAL=y