blob: b5ffe8162f32cee00378081c7e2ceda5bc7ccaed [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
Albert Aribaudacc41ff2010-06-17 19:38:21 +05302/*
Albert ARIBAUD340983d2011-04-22 19:41:02 +02003 * Copyright (C) 2010 Albert ARIBAUD <albert.u.boot@aribaud.net>
Albert Aribaudacc41ff2010-06-17 19:38:21 +05304 *
5 * (C) Copyright 2009
6 * Marvell Semiconductor <www.marvell.com>
7 * Written-by: Prafulla Wadaskar <prafulla@marvell.com>
Albert Aribaudacc41ff2010-06-17 19:38:21 +05308 */
9
10#include <common.h>
11#include <miiphy.h>
Simon Glass0c364412019-12-28 10:44:48 -070012#include <net.h>
Albert Aribaudacc41ff2010-06-17 19:38:21 +053013#include <asm/arch/orion5x.h>
Wolfgang Denk7ec9e582011-12-09 12:14:28 +010014#include "../common/common.h"
Albert ARIBAUD2ac37922015-01-31 22:55:38 +010015#include <spl.h>
16#include <ns16550.h>
Simon Glass0ffb9d62017-05-31 19:47:48 -060017#include <asm/mach-types.h>
Albert Aribaudacc41ff2010-06-17 19:38:21 +053018
19DECLARE_GLOBAL_DATA_PTR;
20
Albert Aribaudacc41ff2010-06-17 19:38:21 +053021int board_init(void)
22{
23 /* arch number of board */
24 gd->bd->bi_arch_number = MACH_TYPE_EDMINI_V2;
25
26 /* boot parameter start at 256th byte of RAM base */
27 gd->bd->bi_boot_params = gd->bd->bi_dram[0].start + 0x100;
28
29 return 0;
30}
Albert Aribaudc5b205b2010-07-12 22:24:30 +020031
32#if defined(CONFIG_CMD_NET) && defined(CONFIG_RESET_PHY_R)
33/* Configure and enable MV88E1116 PHY */
34void reset_phy(void)
35{
Simon Guinot0473b682012-06-05 13:16:00 +000036 mv_phy_88e1116_init("egiga0", 8);
Albert Aribaudc5b205b2010-07-12 22:24:30 +020037}
38#endif /* CONFIG_RESET_PHY_R */
Albert ARIBAUD2ac37922015-01-31 22:55:38 +010039
40/*
41 * SPL serial setup and NOR boot device selection
42 */
43
44#ifdef CONFIG_SPL_BUILD
45
46void spl_board_init(void)
47{
48 preloader_console_init();
49}
50
51u32 spl_boot_device(void)
52{
53 return BOOT_DEVICE_NOR;
54}
55
56#endif /* CONFIG_SPL_BUILD */