blob: 85db4f5c773bee8750be018b4f9afe3e38531d49 [file] [log] [blame]
wdenked2ac4b2004-03-14 18:23:55 +00001/*
2 * (C) Copyright 2002
3 * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
4 * Marius Groeger <mgroeger@sysgo.de>
5 *
6 * 2003-2004 (c) MontaVista Software, Inc.
7 *
8 * Configuation settings for the ADS GraphicsClient+ board.
9 *
10 * See file CREDITS for list of people who contributed to this
11 * project.
12 *
13 * This program is free software; you can redistribute it and/or
14 * modify it under the terms of the GNU General Public License as
15 * published by the Free Software Foundation; either version 2 of
16 * the License, or (at your option) any later version.
17 *
18 * This program is distributed in the hope that it will be useful,
19 * but WITHOUT ANY WARRANTY; without even the implied warranty of
20 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
21 * GNU General Public License for more details.
22 *
23 * You should have received a copy of the GNU General Public License
24 * along with this program; if not, write to the Free Software
25 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
26 * MA 02111-1307 USA
27 */
28
29#ifndef __CONFIG_H
30#define __CONFIG_H
31
wdenked2ac4b2004-03-14 18:23:55 +000032/*
33 * The ADS GCPlus Linux boot ROM loads U-Boot into RAM at 0xc0200000.
34 * We don't actually init RAM in this case since we're using U-Boot as
35 * an secondary boot loader during Linux kernel development and testing,
36 * e.g. bootp/tftp download of the kernel is a far more convenient
37 * when testing new kernels on this target. However the ADS GCPlus Linux
38 * boot ROM leaves the MMU enabled when it passes control to U-Boot. So
Jean-Christophe PLAGNIOL-VILLARD314b7282009-05-15 23:45:20 +020039 * we use lowlevel_init (!CONFIG_SKIP_LOWLEVEL_INIT) to remedy that problem.
wdenked2ac4b2004-03-14 18:23:55 +000040 */
wdenk3d3d99f2005-04-04 12:44:11 +000041#undef CONFIG_SKIP_LOWLEVEL_INIT
42#define CONFIG_SKIP_RELOCATE_UBOOT 1
wdenked2ac4b2004-03-14 18:23:55 +000043
44/*
45 * High Level Configuration Options
46 * (easy to change)
47 */
48#define CONFIG_SA1110 1 /* This is an SA1100 CPU */
49#define CONFIG_GCPLUS 1 /* on an ADS GCPlus Board */
50
51#undef CONFIG_USE_IRQ /* we don't need IRQ/FIQ stuff */
Jean-Christophe PLAGNIOL-VILLARDe6b5f1b2009-04-05 13:06:31 +020052/* we will never enable dcache, because we have to setup MMU first */
53#define CONFIG_SYS_NO_DCACHE
wdenked2ac4b2004-03-14 18:23:55 +000054
55#define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
56#define CONFIG_SETUP_MEMORY_TAGS 1
57#define CONFIG_INITRD_TAG 1
58
59/*
60 * Size of malloc() pool
61 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020062#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 128*1024)
63#define CONFIG_SYS_GBL_DATA_SIZE 128 /* size rsrvd for initial data */
wdenked2ac4b2004-03-14 18:23:55 +000064
65
66/*
67 * Hardware drivers
68 */
69#define CONFIG_DRIVER_LAN91C96 /* we have an SMC9194 on-board */
70#define CONFIG_LAN91C96_BASE 0x100e0000
71
72/*
73 * select serial console configuration
74 */
Jean-Christophe PLAGNIOL-VILLARD0b4c0642009-03-29 23:01:41 +020075#define CONFIG_SA1100_SERIAL
wdenked2ac4b2004-03-14 18:23:55 +000076#define CONFIG_SERIAL3 1 /* we use SERIAL 3 on ADS GCPlus */
77
78/* allow to overwrite serial and ethaddr */
79#define CONFIG_ENV_OVERWRITE
80
81#define CONFIG_BAUDRATE 38400
82
Jon Loeligerf4100ec2007-07-04 22:32:19 -050083
84/*
85 * Command line configuration.
86 */
87#include <config_cmd_default.h>
wdenked2ac4b2004-03-14 18:23:55 +000088
Jon Loeligerf4100ec2007-07-04 22:32:19 -050089#define CONFIG_CMD_DHCP
90
91
Jon Loeligerdcf14512007-07-09 21:48:26 -050092/*
93 * BOOTP options
94 */
95#define CONFIG_BOOTP_SUBNETMASK
96#define CONFIG_BOOTP_GATEWAY
97#define CONFIG_BOOTP_HOSTNAME
98#define CONFIG_BOOTP_BOOTPATH
99
wdenked2ac4b2004-03-14 18:23:55 +0000100
101#define CONFIG_BOOTDELAY 3
102#define CONFIG_BOOTARGS "console=ttySA0,38400n8 mtdparts=sa1100-flash:1m@0(zImage),3m@1m(ramdisk.gz),12m@4m(userfs) root=/dev/nfs ip=bootp"
103#define CONFIG_BOOTCOMMAND "bootp;tftp;bootm"
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200104#define CONFIG_SYS_AUTOLOAD "n" /* No autoload */
wdenked2ac4b2004-03-14 18:23:55 +0000105
Jon Loeligerf4100ec2007-07-04 22:32:19 -0500106#if defined(CONFIG_CMD_KGDB)
wdenked2ac4b2004-03-14 18:23:55 +0000107#define CONFIG_KGDB_BAUDRATE 38400 /* speed to run kgdb serial port */
108#define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */
109#endif
110
111/*
112 * Miscellaneous configurable options
113 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200114#define CONFIG_SYS_LONGHELP /* undef to save memory */
115#define CONFIG_SYS_PROMPT "ADS GCPlus # " /* Monitor Command Prompt */
116#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
117#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
118#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
119#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
wdenked2ac4b2004-03-14 18:23:55 +0000120
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200121#define CONFIG_SYS_MEMTEST_START 0xc0400000 /* memtest works on */
122#define CONFIG_SYS_MEMTEST_END 0xc0800000 /* 4 ... 8 MB in DRAM */
wdenked2ac4b2004-03-14 18:23:55 +0000123
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200124#define CONFIG_SYS_LOAD_ADDR 0xc0000000 /* default load address */
wdenked2ac4b2004-03-14 18:23:55 +0000125
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200126#define CONFIG_SYS_HZ 3686400 /* incrementer freq: 3.6864 MHz */
127#define CONFIG_SYS_CPUSPEED 0x0a /* set core clock to 206MHz */
wdenked2ac4b2004-03-14 18:23:55 +0000128
129 /* valid baudrates */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200130#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
wdenked2ac4b2004-03-14 18:23:55 +0000131
132/*-----------------------------------------------------------------------
133 * Stack sizes
134 *
135 * The stack sizes are set up in start.S using the settings below
136 */
137#define CONFIG_STACKSIZE (128*1024) /* regular stack */
138#ifdef CONFIG_USE_IRQ
139#define CONFIG_STACKSIZE_IRQ (4*1024) /* IRQ stack */
140#define CONFIG_STACKSIZE_FIQ (4*1024) /* FIQ stack */
141#endif
142
143/*-----------------------------------------------------------------------
144 * Physical Memory Map
145 */
146#define CONFIG_NR_DRAM_BANKS 2 /* we have 2 banks of DRAM */
147#define PHYS_SDRAM_1 0xc0000000 /* SDRAM Bank #1 */
148#define PHYS_SDRAM_1_SIZE 0x01000000 /* 16 MB */
149#define PHYS_SDRAM_2 0xc8000000 /* SDRAM Bank #2 */
150#define PHYS_SDRAM_2_SIZE 0x01000000 /* 16 MB */
151
152
153#define PHYS_FLASH_1 0x08000000 /* Flash Bank #1 */
154#define PHYS_FLASH_SIZE 0x00800000 /* 8 MB */
155#define PHYS_FLASH_BANK_SIZE 0x01000000 /* 16 MB Banks */
156#define PHYS_FLASH_SECT_SIZE 0x00040000 /* 256 KB sectors (x2) */
157
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200158#define CONFIG_SYS_FLASH_BASE PHYS_FLASH_1
wdenked2ac4b2004-03-14 18:23:55 +0000159
160/*-----------------------------------------------------------------------
161 * FLASH and environment organization
162 */
163#if 1
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200164#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
165#define CONFIG_SYS_MAX_FLASH_SECT 128 /* max number of sectors on one chip */
wdenked2ac4b2004-03-14 18:23:55 +0000166
167/* timeout values are in ticks */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200168#define CONFIG_SYS_FLASH_ERASE_TOUT (2*CONFIG_SYS_HZ) /* Timeout for Flash Erase */
169#define CONFIG_SYS_FLASH_WRITE_TOUT (2*CONFIG_SYS_HZ) /* Timeout for Flash Write */
wdenked2ac4b2004-03-14 18:23:55 +0000170#else
wdenkc35ba4e2004-03-14 22:25:36 +0000171/* REVISIT: This doesn't work on ADS GCPlus just yet: */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200172#define CONFIG_SYS_FLASH_CFI 1 /* flash is CFI conformant */
Jean-Christophe PLAGNIOL-VILLARD8d94c232008-08-13 01:40:42 +0200173#define CONFIG_FLASH_CFI_DRIVER 1 /* use common cfi driver */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200174#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1 /* use buffered writes (20x faster) */
175#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max # of memory banks */
176#define CONFIG_SYS_FLASH_INCREMENT 0 /* there is only one bank */
177#define CONFIG_SYS_MAX_FLASH_SECT 128 /* max # of sectors on one chip */
178/*#define CONFIG_SYS_FLASH_PROTECTION 1 /--* hardware flash protection */
179#define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE }
wdenked2ac4b2004-03-14 18:23:55 +0000180#endif
181
Jean-Christophe PLAGNIOL-VILLARD53db4cd2008-09-10 22:48:04 +0200182#define CONFIG_ENV_IS_IN_FLASH 1
Jean-Christophe PLAGNIOL-VILLARD7e1cda62008-09-10 22:48:06 +0200183#define CONFIG_ENV_ADDR (PHYS_FLASH_1 + PHYS_FLASH_SECT_SIZE) /* Addr of Environment Sector */
184#define CONFIG_ENV_SIZE PHYS_FLASH_SECT_SIZE
wdenked2ac4b2004-03-14 18:23:55 +0000185
186#endif /* __CONFIG_H */