blob: 2c7f52af7244cb0ea031ed069fa7656c926842fe [file] [log] [blame]
Stefan Roeseee7a6ba2009-01-21 17:25:01 +01001/*
2 * (C) Copyright 2008-2009 Stefan Roese <sr@denx.de>, DENX Software Engineering
3 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +02004 * SPDX-License-Identifier: GPL-2.0+
Stefan Roeseee7a6ba2009-01-21 17:25:01 +01005 */
6
7#define DCGU_BASE 0x00084000
8
9/* Relative offsets of the register adresses */
10
11#define DCGU_CLK_EN1_OFFS 0x00000010
12#define DCGU_CLK_EN1(base) ((base) + DCGU_CLK_EN1_OFFS)
13#define DCGU_CLK_EN2_OFFS 0x00000014
14#define DCGU_CLK_EN2(base) ((base) + DCGU_CLK_EN2_OFFS)
15#define DCGU_RESET_UNIT1_OFFS 0x00000018
16#define DCGU_RESET_UNIT1(base) ((base) + DCGU_RESET_UNIT1_OFFS)
17#define DCGU_USBPHY_STAT_OFFS 0x00000054
18#define DCGU_USBPHY_STAT(base) ((base) + DCGU_USBPHY_STAT_OFFS)
19#define DCGU_EN_WDT_RESET_OFFS 0x00000064
20#define DCGU_EN_WDT_RESET(base) ((base) + DCGU_EN_WDT_RESET_OFFS)
21
22/* The magic value to write in order to activate the WDT */
23#define DCGU_MAGIC_WDT 0x1909