Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 06c91f0513cf758610971f8285600c336a13ed91 / . / arch / arm / dts / imx8mm-evk.dts
blob: 4e2820d19244aa2769000630b2a83d37c076fc7c [file] [log] [blame]
Peng Fanf9220172019-08-27 06:26:08 +0000[diff] [blame]1// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
2/*
Peng Fane85e26a2020-12-27 14:18:13 +0800[diff] [blame]3 * Copyright 2019-2020 NXP
Peng Fanf9220172019-08-27 06:26:08 +0000[diff] [blame]4 */
5
6/dts-v1/;
7
Peng Fanab93ef62019-10-16 10:24:30 +0000[diff] [blame]8#include <dt-bindings/usb/pd.h>
Peng Fane85e26a2020-12-27 14:18:13 +0800[diff] [blame]9#include "imx8mm-evk.dtsi"
Peng Fanf9220172019-08-27 06:26:08 +0000[diff] [blame]10
11/ {
12 model = "FSL i.MX8MM EVK board";
13 compatible = "fsl,imx8mm-evk", "fsl,imx8mm";
14
Peng Fane85e26a2020-12-27 14:18:13 +0800[diff] [blame]15 aliases {
16 spi0 = &flexspi;
Peng Fanf9220172019-08-27 06:26:08 +0000[diff] [blame]17 };
Peng Fanf9220172019-08-27 06:26:08 +0000[diff] [blame]18};
19
Peng Fane85e26a2020-12-27 14:18:13 +0800[diff] [blame]20&ddrc {
21 operating-points-v2 = <&ddrc_opp_table>;
Peng Fanab93ef62019-10-16 10:24:30 +0000[diff] [blame]22
Peng Fane85e26a2020-12-27 14:18:13 +0800[diff] [blame]23 ddrc_opp_table: opp-table {
24 compatible = "operating-points-v2";
Peng Fanab93ef62019-10-16 10:24:30 +0000[diff] [blame]25
Peng Fane85e26a2020-12-27 14:18:13 +0800[diff] [blame]26 opp-25M {
27 opp-hz = /bits/ 64 <25000000>;
Peng Fanab93ef62019-10-16 10:24:30 +0000[diff] [blame]28 };
Peng Fanab93ef62019-10-16 10:24:30 +0000[diff] [blame]29
Peng Fane85e26a2020-12-27 14:18:13 +0800[diff] [blame]30 opp-100M {
31 opp-hz = /bits/ 64 <100000000>;
Peng Fanab93ef62019-10-16 10:24:30 +0000[diff] [blame]32 };
33
Peng Fane85e26a2020-12-27 14:18:13 +0800[diff] [blame]34 opp-750M {
35 opp-hz = /bits/ 64 <750000000>;
Peng Fanf9220172019-08-27 06:26:08 +0000[diff] [blame]36 };
37 };
38};
39
Peng Fane85e26a2020-12-27 14:18:13 +0800[diff] [blame]40&flexspi {
Peng Fanab93ef62019-10-16 10:24:30 +0000[diff] [blame]41 pinctrl-names = "default";
Peng Fane85e26a2020-12-27 14:18:13 +0800[diff] [blame]42 pinctrl-0 = <&pinctrl_flexspi>;
Peng Fanab93ef62019-10-16 10:24:30 +0000[diff] [blame]43 status = "okay";
Peng Fanab93ef62019-10-16 10:24:30 +0000[diff] [blame]44
Peng Fane85e26a2020-12-27 14:18:13 +0800[diff] [blame]45 flash@0 {
46 reg = <0>;
47 #address-cells = <1>;
48 #size-cells = <1>;
49 compatible = "jedec,spi-nor";
50 spi-max-frequency = <80000000>;
51 spi-tx-bus-width = <4>;
52 spi-rx-bus-width = <4>;
Peng Fanab93ef62019-10-16 10:24:30 +0000[diff] [blame]53 };
Peng Fanf9220172019-08-27 06:26:08 +0000[diff] [blame]54};
55
Peng Fanf9220172019-08-27 06:26:08 +0000[diff] [blame]56&usdhc3 {
Peng Fane85e26a2020-12-27 14:18:13 +0800[diff] [blame]57 assigned-clocks = <&clk IMX8MM_CLK_USDHC3_ROOT>;
58 assigned-clock-rates = <400000000>;
Peng Fanf9220172019-08-27 06:26:08 +0000[diff] [blame]59 pinctrl-names = "default", "state_100mhz", "state_200mhz";
60 pinctrl-0 = <&pinctrl_usdhc3>;
61 pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
62 pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
63 bus-width = <8>;
64 non-removable;
65 status = "okay";
66};
67
Peng Fanf9220172019-08-27 06:26:08 +0000[diff] [blame]68&iomuxc {
Peng Fane85e26a2020-12-27 14:18:13 +0800[diff] [blame]69 pinctrl_flexspi: flexspigrp {
Peng Fanab93ef62019-10-16 10:24:30 +0000[diff] [blame]70 fsl,pins = <
Peng Fane85e26a2020-12-27 14:18:13 +0800[diff] [blame]71 MX8MM_IOMUXC_NAND_ALE_QSPI_A_SCLK 0x1c2
72 MX8MM_IOMUXC_NAND_CE0_B_QSPI_A_SS0_B 0x82
73 MX8MM_IOMUXC_NAND_DATA00_QSPI_A_DATA0 0x82
74 MX8MM_IOMUXC_NAND_DATA01_QSPI_A_DATA1 0x82
75 MX8MM_IOMUXC_NAND_DATA02_QSPI_A_DATA2 0x82
76 MX8MM_IOMUXC_NAND_DATA03_QSPI_A_DATA3 0x82
Peng Fanab93ef62019-10-16 10:24:30 +0000[diff] [blame]77 >;
78 };
79
Peng Fanf9220172019-08-27 06:26:08 +0000[diff] [blame]80 pinctrl_usdhc3: usdhc3grp {
81 fsl,pins = <
Peng Fane85e26a2020-12-27 14:18:13 +0800[diff] [blame]82 MX8MM_IOMUXC_NAND_WE_B_USDHC3_CLK 0x190
83 MX8MM_IOMUXC_NAND_WP_B_USDHC3_CMD 0x1d0
84 MX8MM_IOMUXC_NAND_DATA04_USDHC3_DATA0 0x1d0
85 MX8MM_IOMUXC_NAND_DATA05_USDHC3_DATA1 0x1d0
86 MX8MM_IOMUXC_NAND_DATA06_USDHC3_DATA2 0x1d0
87 MX8MM_IOMUXC_NAND_DATA06_USDHC3_DATA2 0x1d0
88 MX8MM_IOMUXC_NAND_DATA07_USDHC3_DATA3 0x1d0
89 MX8MM_IOMUXC_NAND_RE_B_USDHC3_DATA4 0x1d0
90 MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5 0x1d0
91 MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6 0x1d0
92 MX8MM_IOMUXC_NAND_CLE_USDHC3_DATA7 0x1d0
93 MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE 0x190
Peng Fanf9220172019-08-27 06:26:08 +0000[diff] [blame]94 >;
95 };
96
Peng Fane85e26a2020-12-27 14:18:13 +0800[diff] [blame]97 pinctrl_usdhc3_100mhz: usdhc3-100mhzgrp {
Peng Fanf9220172019-08-27 06:26:08 +0000[diff] [blame]98 fsl,pins = <
Peng Fane85e26a2020-12-27 14:18:13 +0800[diff] [blame]99 MX8MM_IOMUXC_NAND_WE_B_USDHC3_CLK 0x194
100 MX8MM_IOMUXC_NAND_WP_B_USDHC3_CMD 0x1d4
101 MX8MM_IOMUXC_NAND_DATA04_USDHC3_DATA0 0x1d4
102 MX8MM_IOMUXC_NAND_DATA05_USDHC3_DATA1 0x1d4
103 MX8MM_IOMUXC_NAND_DATA06_USDHC3_DATA2 0x1d4
104 MX8MM_IOMUXC_NAND_DATA07_USDHC3_DATA3 0x1d4
105 MX8MM_IOMUXC_NAND_RE_B_USDHC3_DATA4 0x1d4
106 MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5 0x1d4
107 MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6 0x1d4
108 MX8MM_IOMUXC_NAND_CLE_USDHC3_DATA7 0x1d4
109 MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE 0x194
Peng Fanf9220172019-08-27 06:26:08 +0000[diff] [blame]110 >;
111 };
112
Peng Fane85e26a2020-12-27 14:18:13 +0800[diff] [blame]113 pinctrl_usdhc3_200mhz: usdhc3-200mhzgrp {
Peng Fanf9220172019-08-27 06:26:08 +0000[diff] [blame]114 fsl,pins = <
Peng Fane85e26a2020-12-27 14:18:13 +0800[diff] [blame]115 MX8MM_IOMUXC_NAND_WE_B_USDHC3_CLK 0x196
116 MX8MM_IOMUXC_NAND_WP_B_USDHC3_CMD 0x1d6
117 MX8MM_IOMUXC_NAND_DATA04_USDHC3_DATA0 0x1d6
118 MX8MM_IOMUXC_NAND_DATA05_USDHC3_DATA1 0x1d6
119 MX8MM_IOMUXC_NAND_DATA06_USDHC3_DATA2 0x1d6
120 MX8MM_IOMUXC_NAND_DATA07_USDHC3_DATA3 0x1d6
121 MX8MM_IOMUXC_NAND_RE_B_USDHC3_DATA4 0x1d6
122 MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5 0x1d6
123 MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6 0x1d6
124 MX8MM_IOMUXC_NAND_CLE_USDHC3_DATA7 0x1d6
125 MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE 0x196
Peng Fanf9220172019-08-27 06:26:08 +0000[diff] [blame]126 >;
127 };
128};