blob: 0f437e8ffd4b7e4e9e4719ce6465698931c1ca57 [file] [log] [blame]
Andy Fleming60ca78b2011-04-07 21:56:05 -05001/*
2 * Atheros PHY drivers
3 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +02004 * SPDX-License-Identifier: GPL-2.0+
Andy Fleming60ca78b2011-04-07 21:56:05 -05005 *
Xie Xiaobodcc307e2013-04-10 16:23:39 +08006 * Copyright 2011, 2013 Freescale Semiconductor, Inc.
Andy Fleming60ca78b2011-04-07 21:56:05 -05007 * author Andy Fleming
Andy Fleming60ca78b2011-04-07 21:56:05 -05008 */
9#include <phy.h>
10
11static int ar8021_config(struct phy_device *phydev)
12{
13 phy_write(phydev, MDIO_DEVAD_NONE, 0x1d, 0x05);
14 phy_write(phydev, MDIO_DEVAD_NONE, 0x1e, 0x3D47);
15
Zhao Qiang04f2ba42013-12-23 15:51:33 +080016 phydev->supported = phydev->drv->features;
Andy Fleming60ca78b2011-04-07 21:56:05 -050017 return 0;
18}
19
Xie Xiaobodcc307e2013-04-10 16:23:39 +080020static int ar8035_config(struct phy_device *phydev)
21{
22 int regval;
23
24 phy_write(phydev, MDIO_DEVAD_NONE, 0xd, 0x0007);
25 phy_write(phydev, MDIO_DEVAD_NONE, 0xe, 0x8016);
26 phy_write(phydev, MDIO_DEVAD_NONE, 0xd, 0x4007);
27 regval = phy_read(phydev, MDIO_DEVAD_NONE, 0xe);
28 phy_write(phydev, MDIO_DEVAD_NONE, 0xe, (regval|0x0018));
29
30 phy_write(phydev, MDIO_DEVAD_NONE, 0x1d, 0x05);
31 regval = phy_read(phydev, MDIO_DEVAD_NONE, 0x1e);
32 phy_write(phydev, MDIO_DEVAD_NONE, 0x1e, (regval|0x0100));
33
34 genphy_config_aneg(phydev);
35
36 phy_reset(phydev);
37
38 return 0;
39}
40
Kim Phillips40c2c032012-10-29 13:34:33 +000041static struct phy_driver AR8021_driver = {
Andy Fleming60ca78b2011-04-07 21:56:05 -050042 .name = "AR8021",
43 .uid = 0x4dd040,
Fabio Estevam839b3722013-11-02 16:40:42 -020044 .mask = 0x4fffff,
Andy Fleming60ca78b2011-04-07 21:56:05 -050045 .features = PHY_GBIT_FEATURES,
46 .config = ar8021_config,
47 .startup = genphy_startup,
48 .shutdown = genphy_shutdown,
49};
50
Heiko Schocher93ac9b82013-06-04 10:58:00 +020051static struct phy_driver AR8031_driver = {
Shengzhou Liu76f57c32013-08-08 16:33:35 +080052 .name = "AR8031/AR8033",
Heiko Schocher93ac9b82013-06-04 10:58:00 +020053 .uid = 0x4dd074,
Fabio Estevam2edb6062014-01-03 15:55:59 -020054 .mask = 0xffffffef,
Heiko Schocher93ac9b82013-06-04 10:58:00 +020055 .features = PHY_GBIT_FEATURES,
Shengzhou Liu76f57c32013-08-08 16:33:35 +080056 .config = ar8021_config,
Heiko Schocher93ac9b82013-06-04 10:58:00 +020057 .startup = genphy_startup,
58 .shutdown = genphy_shutdown,
59};
60
61static struct phy_driver AR8035_driver = {
Xie Xiaobodcc307e2013-04-10 16:23:39 +080062 .name = "AR8035",
63 .uid = 0x4dd072,
Fabio Estevam2edb6062014-01-03 15:55:59 -020064 .mask = 0xffffffef,
Xie Xiaobodcc307e2013-04-10 16:23:39 +080065 .features = PHY_GBIT_FEATURES,
66 .config = ar8035_config,
67 .startup = genphy_startup,
68 .shutdown = genphy_shutdown,
69};
70
Andy Fleming60ca78b2011-04-07 21:56:05 -050071int phy_atheros_init(void)
72{
73 phy_register(&AR8021_driver);
Heiko Schocher93ac9b82013-06-04 10:58:00 +020074 phy_register(&AR8031_driver);
Xie Xiaobodcc307e2013-04-10 16:23:39 +080075 phy_register(&AR8035_driver);
Andy Fleming60ca78b2011-04-07 21:56:05 -050076
77 return 0;
78}