blob: d5252abb218025114a90947d2ab0e8706ed91cd2 [file] [log] [blame]
Tim Harvey1a50e742022-02-11 10:48:56 -08001/* SPDX-License-Identifier: GPL-2.0+ */
2/*
3 * Copyright 2022 Gateworks Corporation
4 */
5
Tim Harvey522b0282022-11-04 08:45:20 -07006#ifndef __IMX8MN_VENICE_H
7#define __IMX8MN_VENICE_H
Tim Harvey1a50e742022-02-11 10:48:56 -08008
9#include <asm/arch/imx-regs.h>
10#include <linux/sizes.h>
11
Tim Harvey1a50e742022-02-11 10:48:56 -080012#define CONFIG_SYS_UBOOT_BASE \
13 (QSPI0_AMBA_BASE + CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR * 512)
14
Tim Harvey1a50e742022-02-11 10:48:56 -080015/* Enable Distro Boot */
Tim Harvey1a50e742022-02-11 10:48:56 -080016#define BOOT_TARGET_DEVICES(func) \
17 func(MMC, mmc, 1) \
18 func(MMC, mmc, 2) \
Tim Harveye9302ec2022-04-13 08:42:52 -070019 func(USB, usb, 0) \
Tim Harvey1a50e742022-02-11 10:48:56 -080020 func(DHCP, dhcp, na)
21#include <config_distro_bootcmd.h>
Tim Harvey1a50e742022-02-11 10:48:56 -080022#define CONFIG_EXTRA_ENV_SETTINGS \
Tim Harvey942bf432022-11-04 08:51:45 -070023 "splblk=0x40\0" \
24 BOOTENV
Tim Harvey1a50e742022-02-11 10:48:56 -080025
26#define CONFIG_SYS_INIT_RAM_ADDR 0x40000000
27#define CONFIG_SYS_INIT_RAM_SIZE SZ_2M
Tim Harvey1a50e742022-02-11 10:48:56 -080028
29#define CONFIG_SYS_SDRAM_BASE 0x40000000
30
31/* SDRAM configuration */
32#define PHYS_SDRAM 0x40000000
Tim Harvey56c5e312022-03-30 13:39:02 -070033#define PHYS_SDRAM_SIZE SZ_4G
Tim Harvey1a50e742022-02-11 10:48:56 -080034
Tim Harvey1a50e742022-02-11 10:48:56 -080035#endif