blob: 9c6ab76a6ffe9085fb59fa0972115a01eb16a24f [file] [log] [blame]
wdenk21136db2003-07-16 21:53:01 +00001/*
2 * (C) Copyright 2000-2003
3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24/*
25 * CPU specific code for the MPC5xxx CPUs
26 */
27
28#include <common.h>
29#include <watchdog.h>
30#include <command.h>
31#include <mpc5xxx.h>
Ben Warrencba88512008-08-31 10:39:12 -070032#include <netdev.h>
Grant Likely8d1e6e72007-09-06 09:46:23 -060033#include <asm/io.h>
wdenk21136db2003-07-16 21:53:01 +000034#include <asm/processor.h>
35
Grant Likely8d1e6e72007-09-06 09:46:23 -060036#if defined(CONFIG_OF_LIBFDT)
37#include <libfdt.h>
38#include <libfdt_env.h>
Kumar Gala7e64cf82007-11-03 19:46:28 -050039#include <fdt_support.h>
Stefan Roesefb347872006-11-28 17:55:49 +010040#endif
41
Wolfgang Denk6405a152006-03-31 18:32:53 +020042DECLARE_GLOBAL_DATA_PTR;
43
wdenk21136db2003-07-16 21:53:01 +000044int checkcpu (void)
45{
wdenk21136db2003-07-16 21:53:01 +000046 ulong clock = gd->cpu_clk;
47 char buf[32];
wdenk2d644822004-06-09 17:45:32 +000048#ifndef CONFIG_MGT5100
Rafal Jaworowski0b892e82006-03-29 13:17:09 +020049 uint svr, pvr;
wdenk2d644822004-06-09 17:45:32 +000050#endif
wdenk21136db2003-07-16 21:53:01 +000051
52 puts ("CPU: ");
53
wdenk2d644822004-06-09 17:45:32 +000054#ifdef CONFIG_MGT5100
55 puts (CPU_ID_STR);
wdenk21136db2003-07-16 21:53:01 +000056 printf (" (JTAG ID %08lx)", *(vu_long *)MPC5XXX_CDM_JTAGID);
wdenk2d644822004-06-09 17:45:32 +000057#else
Rafal Jaworowski0b892e82006-03-29 13:17:09 +020058 svr = get_svr();
59 pvr = get_pvr();
Grzegorz Wianeckie97c0b42007-04-29 14:01:54 +020060
61 switch (pvr) {
62 case PVR_5200:
63 printf("MPC5200");
64 break;
65 case PVR_5200B:
66 printf("MPC5200B");
wdenk2d644822004-06-09 17:45:32 +000067 break;
68 default:
Grzegorz Wianeckie97c0b42007-04-29 14:01:54 +020069 printf("Unknown MPC5xxx");
wdenk2d644822004-06-09 17:45:32 +000070 break;
71 }
72
Wolfgang Denkebd3deb2006-04-16 10:51:58 +020073 printf (" v%d.%d, Core v%d.%d", SVR_MJREV (svr), SVR_MNREV (svr),
Rafal Jaworowski0b892e82006-03-29 13:17:09 +020074 PVR_MAJ(pvr), PVR_MIN(pvr));
wdenk2d644822004-06-09 17:45:32 +000075#endif
wdenk21136db2003-07-16 21:53:01 +000076 printf (" at %s MHz\n", strmhz (buf, clock));
wdenk21136db2003-07-16 21:53:01 +000077 return 0;
78}
79
80/* ------------------------------------------------------------------------- */
81
82int
83do_reset (cmd_tbl_t * cmdtp, int flag, int argc, char *argv[])
84{
wdenkb10ba6b2003-08-28 09:41:22 +000085 ulong msr;
wdenk21136db2003-07-16 21:53:01 +000086 /* Interrupts and MMU off */
87 __asm__ __volatile__ ("mfmsr %0":"=r" (msr):);
88
89 msr &= ~(MSR_ME | MSR_EE | MSR_IR | MSR_DR);
90 __asm__ __volatile__ ("mtmsr %0"::"r" (msr));
91
wdenkb10ba6b2003-08-28 09:41:22 +000092 /* Charge the watchdog timer */
wdenkbd1575f2003-10-14 19:43:55 +000093 *(vu_long *)(MPC5XXX_GPT0_COUNTER) = 0x0001000f;
wdenkb10ba6b2003-08-28 09:41:22 +000094 *(vu_long *)(MPC5XXX_GPT0_ENABLE) = 0x9004; /* wden|ce|timer_ms */
wdenkbd1575f2003-10-14 19:43:55 +000095 while(1);
wdenkb10ba6b2003-08-28 09:41:22 +000096
wdenk21136db2003-07-16 21:53:01 +000097 return 1;
98
99}
100
101/* ------------------------------------------------------------------------- */
102
103/*
104 * Get timebase clock frequency (like cpu_clk in Hz)
105 *
106 */
107unsigned long get_tbclk (void)
108{
wdenk21136db2003-07-16 21:53:01 +0000109 ulong tbclk;
110
111 tbclk = (gd->bus_clk + 3L) / 4L;
112
113 return (tbclk);
114}
115
116/* ------------------------------------------------------------------------- */
Stefan Roesefb347872006-11-28 17:55:49 +0100117
Marian Balakowiczf4891a12008-02-21 17:20:18 +0100118#if defined(CONFIG_OF_LIBFDT) && defined (CONFIG_OF_BOARD_SETUP)
Grant Likely8d1e6e72007-09-06 09:46:23 -0600119void ft_cpu_setup(void *blob, bd_t *bd)
120{
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200121 int div = in_8((void*)CONFIG_SYS_MBAR + 0x204) & 0x0020 ? 8 : 4;
Grant Likely8d1e6e72007-09-06 09:46:23 -0600122 char * cpu_path = "/cpus/" OF_CPU;
André Schwarzc1a1bbf2008-03-13 13:50:52 +0100123#ifdef CONFIG_MPC5xxx_FEC
Grant Likely8d1e6e72007-09-06 09:46:23 -0600124 char * eth_path = "/" OF_SOC "/ethernet@3000";
André Schwarzc1a1bbf2008-03-13 13:50:52 +0100125#endif
Timur Tabi0619a572007-05-05 08:12:30 +0200126
Kumar Gala7e64cf82007-11-03 19:46:28 -0500127 do_fixup_by_path_u32(blob, cpu_path, "timebase-frequency", OF_TBCLK, 1);
128 do_fixup_by_path_u32(blob, cpu_path, "bus-frequency", bd->bi_busfreq, 1);
129 do_fixup_by_path_u32(blob, cpu_path, "clock-frequency", bd->bi_intfreq, 1);
130 do_fixup_by_path_u32(blob, "/" OF_SOC, "bus-frequency", bd->bi_ipbfreq, 1);
131 do_fixup_by_path_u32(blob, "/" OF_SOC, "system-frequency",
132 bd->bi_busfreq*div, 1);
André Schwarzc1a1bbf2008-03-13 13:50:52 +0100133#ifdef CONFIG_MPC5xxx_FEC
Kumar Gala7e64cf82007-11-03 19:46:28 -0500134 do_fixup_by_path(blob, eth_path, "mac-address", bd->bi_enetaddr, 6, 0);
135 do_fixup_by_path(blob, eth_path, "local-mac-address", bd->bi_enetaddr, 6, 0);
André Schwarzc1a1bbf2008-03-13 13:50:52 +0100136#endif
Stefan Roesefb347872006-11-28 17:55:49 +0100137}
138#endif
Axel Beierlein61177792008-08-16 00:30:48 +0200139
140#ifdef CONFIG_BOOTCOUNT_LIMIT
141
142void bootcount_store (ulong a)
143{
Wolfgang Denk34a5b122008-08-25 23:45:41 +0200144 volatile ulong *save_addr = (volatile ulong *) (MPC5XXX_CDM_BRDCRMB);
Axel Beierlein61177792008-08-16 00:30:48 +0200145
Wolfgang Denk34a5b122008-08-25 23:45:41 +0200146 *save_addr = (BOOTCOUNT_MAGIC & 0xffff0000) | a;
Axel Beierlein61177792008-08-16 00:30:48 +0200147}
148
149ulong bootcount_load (void)
150{
Wolfgang Denk34a5b122008-08-25 23:45:41 +0200151 volatile ulong *save_addr = (volatile ulong *) (MPC5XXX_CDM_BRDCRMB);
Axel Beierlein61177792008-08-16 00:30:48 +0200152
Wolfgang Denk34a5b122008-08-25 23:45:41 +0200153 if ((*save_addr & 0xffff0000) != (BOOTCOUNT_MAGIC & 0xffff0000))
154 return 0;
155 else
156 return (*save_addr & 0x0000ffff);
Axel Beierlein61177792008-08-16 00:30:48 +0200157}
158#endif /* CONFIG_BOOTCOUNT_LIMIT */
Ben Warrencba88512008-08-31 10:39:12 -0700159
160#ifdef CONFIG_MPC5xxx_FEC
161/* Default initializations for FEC controllers. To override,
162 * create a board-specific function called:
163 * int board_eth_init(bd_t *bis)
164 */
165
166int cpu_eth_init(bd_t *bis)
167{
168 return mpc5xxx_fec_initialize(bis);
169}
170#endif