Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 03308918ea462f8d59c70c354bf94e1268e557c5 / . / configs / jaguar-rk3588_defconfig
blob: 18006467ddede33c5e65857691497be239ee56fc [file] [log] [blame]
Quentin Schulz14f731e2024-03-11 13:01:59 +0100[diff] [blame]1CONFIG_ARM=y
2CONFIG_SKIP_LOWLEVEL_INIT=y
3CONFIG_COUNTER_FREQUENCY=24000000
4CONFIG_ARCH_ROCKCHIP=y
Quentin Schulz14f731e2024-03-11 13:01:59 +0100[diff] [blame]5CONFIG_SPL_GPIO=y
Quentin Schulz14f731e2024-03-11 13:01:59 +0100[diff] [blame]6CONFIG_SF_DEFAULT_SPEED=24000000
7CONFIG_SF_DEFAULT_MODE=0x2000
Jonas Karlman45be8102024-05-04 19:43:07 +0000[diff] [blame]8CONFIG_DEFAULT_DEVICE_TREE="rockchip/rk3588-jaguar"
Quentin Schulz14f731e2024-03-11 13:01:59 +0100[diff] [blame]9CONFIG_ROCKCHIP_RK3588=y
Quentin Schulzfbb99192024-03-14 10:36:26 +0100[diff] [blame]10CONFIG_ROCKCHIP_BOOT_MODE_REG=0x0
Quentin Schulz14f731e2024-03-11 13:01:59 +0100[diff] [blame]11CONFIG_SPL_SERIAL=y
Quentin Schulz14f731e2024-03-11 13:01:59 +0100[diff] [blame]12CONFIG_TARGET_JAGUAR_RK3588=y
Quentin Schulz14f731e2024-03-11 13:01:59 +0100[diff] [blame]13CONFIG_DEBUG_UART_BASE=0xfeb50000
14CONFIG_DEBUG_UART_CLOCK=24000000
15CONFIG_SYS_LOAD_ADDR=0xc00800
Quentin Schulz03308912024-07-04 14:53:32 +0200[diff] [blame^]16CONFIG_PCI=y
Quentin Schulz14f731e2024-03-11 13:01:59 +0100[diff] [blame]17CONFIG_DEBUG_UART=y
18CONFIG_FIT=y
19CONFIG_FIT_VERBOSE=y
20CONFIG_SPL_FIT_SIGNATURE=y
21CONFIG_SPL_LOAD_FIT=y
22# CONFIG_BOOTMETH_VBE is not set
23CONFIG_LEGACY_IMAGE_FORMAT=y
24CONFIG_DEFAULT_FDT_FILE="rockchip/rk3588-jaguar.dtb"
25# CONFIG_DISPLAY_CPUINFO is not set
26CONFIG_DISPLAY_BOARDINFO_LATE=y
27CONFIG_CYCLIC=y
28CONFIG_SPL_MAX_SIZE=0x40000
29CONFIG_SPL_PAD_TO=0x7f8000
Quentin Schulz14f731e2024-03-11 13:01:59 +0100[diff] [blame]30# CONFIG_SPL_RAW_IMAGE_SUPPORT is not set
Quentin Schulz14f731e2024-03-11 13:01:59 +0100[diff] [blame]31CONFIG_SPL_ATF=y
32# CONFIG_BOOTM_NETBSD is not set
33# CONFIG_BOOTM_PLAN9 is not set
34# CONFIG_BOOTM_RTEMS is not set
35# CONFIG_BOOTM_VXWORKS is not set
36# CONFIG_CMD_ELF is not set
Quentin Schulzfbb99192024-03-14 10:36:26 +0100[diff] [blame]37CONFIG_CMD_ADC=y
Quentin Schulz14f731e2024-03-11 13:01:59 +0100[diff] [blame]38CONFIG_CMD_GPIO=y
39CONFIG_CMD_GPT=y
40CONFIG_CMD_I2C=y
41# CONFIG_CMD_LOADB is not set
42# CONFIG_CMD_LOADS is not set
43CONFIG_CMD_MMC=y
Quentin Schulz03308912024-07-04 14:53:32 +0200[diff] [blame^]44CONFIG_CMD_PCI=y
Quentin Schulz14f731e2024-03-11 13:01:59 +0100[diff] [blame]45# CONFIG_CMD_SF is not set
46CONFIG_CMD_USB=y
47# CONFIG_CMD_SETEXPR is not set
48# CONFIG_CMD_MII is not set
49# CONFIG_CMD_BLOCK_CACHE is not set
50# CONFIG_CMD_EFICONFIG is not set
Quentin Schulzfbb99192024-03-14 10:36:26 +0100[diff] [blame]51CONFIG_CMD_PMIC=y
Quentin Schulz14f731e2024-03-11 13:01:59 +0100[diff] [blame]52CONFIG_CMD_REGULATOR=y
53CONFIG_CMD_EROFS=y
54CONFIG_CMD_SQUASHFS=y
55# CONFIG_SPL_DOS_PARTITION is not set
56CONFIG_SPL_OF_CONTROL=y
57CONFIG_OF_LIVE=y
58# CONFIG_OF_TAG_MIGRATE is not set
59CONFIG_OF_SPL_REMOVE_PROPS="interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
60CONFIG_ENV_OVERWRITE=y
61CONFIG_ENV_IS_IN_MMC=y
62CONFIG_SYS_RELOC_GD_ENV_ADDR=y
63CONFIG_SPL_DM_SEQ_ALIAS=y
64CONFIG_SPL_REGMAP=y
65CONFIG_SPL_SYSCON=y
Quentin Schulzfbb99192024-03-14 10:36:26 +0100[diff] [blame]66CONFIG_BUTTON=y
67CONFIG_BUTTON_ADC=y
Quentin Schulz14f731e2024-03-11 13:01:59 +0100[diff] [blame]68CONFIG_SPL_CLK=y
69CONFIG_CLK_GPIO=y
70CONFIG_ROCKCHIP_GPIO=y
71CONFIG_SYS_I2C_ROCKCHIP=y
72CONFIG_MISC=y
73CONFIG_SUPPORT_EMMC_RPMB=y
74CONFIG_MMC_IO_VOLTAGE=y
75CONFIG_SPL_MMC_IO_VOLTAGE=y
76CONFIG_MMC_UHS_SUPPORT=y
77CONFIG_SPL_MMC_UHS_SUPPORT=y
78CONFIG_MMC_HS400_ES_SUPPORT=y
79CONFIG_SPL_MMC_HS400_ES_SUPPORT=y
80CONFIG_MMC_HS400_SUPPORT=y
81CONFIG_SPL_MMC_HS400_SUPPORT=y
82CONFIG_MMC_DW=y
83CONFIG_MMC_DW_ROCKCHIP=y
84CONFIG_MMC_SDHCI=y
85CONFIG_MMC_SDHCI_SDMA=y
86CONFIG_MMC_SDHCI_ROCKCHIP=y
87# CONFIG_SPI_FLASH is not set
88CONFIG_SF_DEFAULT_BUS=5
89CONFIG_PHY_MICREL=y
90CONFIG_PHY_MICREL_KSZ90X1=y
91CONFIG_DWC_ETH_QOS=y
92CONFIG_DWC_ETH_QOS_ROCKCHIP=y
Quentin Schulz03308912024-07-04 14:53:32 +0200[diff] [blame^]93CONFIG_NVME_PCI=y
94CONFIG_PCIE_DW_ROCKCHIP=y
Quentin Schulz14f731e2024-03-11 13:01:59 +0100[diff] [blame]95CONFIG_PHY_ROCKCHIP_INNO_USB2=y
Quentin Schulz03308912024-07-04 14:53:32 +0200[diff] [blame^]96CONFIG_PHY_ROCKCHIP_NANENG_COMBOPHY=y
Quentin Schulz14f731e2024-03-11 13:01:59 +0100[diff] [blame]97CONFIG_SPL_PINCTRL=y
Quentin Schulzfbb99192024-03-14 10:36:26 +0100[diff] [blame]98CONFIG_DM_PMIC=y
99CONFIG_PMIC_RK8XX=y
100CONFIG_REGULATOR_RK8XX=y
Quentin Schulz14f731e2024-03-11 13:01:59 +0100[diff] [blame]101CONFIG_SPL_RAM=y
102CONFIG_SCSI=y
103CONFIG_DEBUG_UART_SHIFT=2
104CONFIG_SYS_NS16550_MEM32=y
Quentin Schulzfbb99192024-03-14 10:36:26 +0100[diff] [blame]105CONFIG_ROCKCHIP_SPI=y
Quentin Schulz14f731e2024-03-11 13:01:59 +0100[diff] [blame]106CONFIG_SYSRESET=y
107CONFIG_USB=y
108CONFIG_USB_EHCI_HCD=y
109CONFIG_USB_EHCI_GENERIC=y
110CONFIG_USB_OHCI_HCD=y
111CONFIG_USB_OHCI_GENERIC=y
112CONFIG_ERRNO_STR=y