blob: 5752bf17908886fbf23cef859f5ca3e98ca29f06 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Patrick Bruennba81b042016-11-04 11:57:02 +01002/*
3 * Copyright (C) 2015 Beckhoff Automation GmbH & Co. KG
4 * Patrick Bruenn <p.bruenn@beckhoff.com>
5 *
6 * Configuration settings for Beckhoff CX9020.
7 *
8 * Based on Freescale's Linux i.MX mx53loco.h file:
9 * Copyright (C) 2010-2011 Freescale Semiconductor.
Patrick Bruennba81b042016-11-04 11:57:02 +010010 */
11
12#ifndef __CONFIG_H
13#define __CONFIG_H
14
15#include <asm/arch/imx-regs.h>
16
17#define CONFIG_CMDLINE_TAG
18#define CONFIG_SETUP_MEMORY_TAGS
19#define CONFIG_INITRD_TAG
20
21#define CONFIG_SYS_FSL_CLK
22
23/* Size of malloc() pool */
24#define CONFIG_SYS_MALLOC_LEN (10 * 1024 * 1024)
25
Patrick Bruennba81b042016-11-04 11:57:02 +010026#define CONFIG_REVISION_TAG
27
28#define CONFIG_MXC_UART_BASE UART2_BASE
29
30#define CONFIG_FPGA_COUNT 1
31
32/* MMC Configs */
Patrick Bruennba81b042016-11-04 11:57:02 +010033#define CONFIG_SYS_FSL_ESDHC_ADDR 0
34#define CONFIG_SYS_FSL_ESDHC_NUM 2
35
Patrick Bruennba81b042016-11-04 11:57:02 +010036/* bootz: zImage/initrd.img support */
Patrick Bruennba81b042016-11-04 11:57:02 +010037
38/* Eth Configs */
39#define CONFIG_MII
40#define IMX_FEC_BASE FEC_BASE_ADDR
41#define CONFIG_ETHPRIME "FEC0"
42#define CONFIG_FEC_MXC_PHYADDR 0x1F
43
44/* USB Configs */
Patrick Bruennba81b042016-11-04 11:57:02 +010045#define CONFIG_USB_EHCI_MX5
Patrick Bruennba81b042016-11-04 11:57:02 +010046#define CONFIG_MXC_USB_PORT 1
47#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
48#define CONFIG_MXC_USB_FLAGS 0
49
50/* allow to overwrite serial and ethaddr */
51#define CONFIG_ENV_OVERWRITE
Patrick Bruennba81b042016-11-04 11:57:02 +010052
53/* Command definition */
Patrick Bruennba81b042016-11-04 11:57:02 +010054
55#define CONFIG_LOADADDR 0x70010000 /* loadaddr env var */
Patrick Bruennba81b042016-11-04 11:57:02 +010056
57#define CONFIG_EXTRA_ENV_SETTINGS \
Patrick Bruenn3876a352017-07-11 11:23:20 +020058 "fdt_addr_r=0x71ff0000\0" \
Patrick Bruenn2ef943e2017-07-11 11:23:21 +020059 "pxefile_addr_r=0x73000000\0" \
Patrick Bruenn3876a352017-07-11 11:23:20 +020060 "ramdisk_addr_r=0x72000000\0" \
Patrick Bruennba81b042016-11-04 11:57:02 +010061 "console=ttymxc1,115200\0" \
62 "uenv=/boot/uEnv.txt\0" \
63 "optargs=\0" \
64 "cmdline=\0" \
65 "mmcdev=0\0" \
66 "mmcpart=1\0" \
67 "mmcrootfstype=ext4 rootwait fixrtc\0" \
68 "mmcargs=setenv bootargs console=${console} " \
69 "${optargs} " \
70 "root=/dev/mmcblk${mmcdev}p${mmcpart} ro " \
71 "rootfstype=${mmcrootfstype} " \
72 "${cmdline}\0" \
73 "loadimage=load mmc ${bootpart} ${loadaddr} ${bootdir}/${bootfile}\0" \
Patrick Bruenn2ef943e2017-07-11 11:23:21 +020074 "loadpxe=dhcp;setenv kernel_addr_r ${loadaddr};pxe get;pxe boot;\0" \
Patrick Bruenn3876a352017-07-11 11:23:20 +020075 "loadrd=load mmc ${bootpart} ${ramdisk_addr_r} ${bootdir}/${rdfile};" \
Patrick Bruennba81b042016-11-04 11:57:02 +010076 "setenv rdsize ${filesize}\0" \
77 "loadfdt=echo loading ${fdt_path} ...;" \
Patrick Bruenn3876a352017-07-11 11:23:20 +020078 "load mmc ${bootpart} ${fdt_addr_r} ${fdt_path}\0" \
Patrick Bruennba81b042016-11-04 11:57:02 +010079 "mmcboot=mmc dev ${mmcdev}; " \
80 "if mmc rescan; then " \
81 "echo SD/MMC found on device ${mmcdev};" \
82 "echo Checking for: ${uenv} ...;" \
83 "setenv bootpart ${mmcdev}:${mmcpart};" \
84 "if test -e mmc ${bootpart} ${uenv}; then " \
85 "load mmc ${bootpart} ${loadaddr} ${uenv};" \
86 "env import -t ${loadaddr} ${filesize};" \
87 "echo Loaded environment from ${uenv};" \
88 "if test -n ${dtb}; then " \
89 "setenv fdt_file ${dtb};" \
90 "echo Using: dtb=${fdt_file} ...;" \
91 "fi;" \
92 "echo Checking for uname_r in ${uenv}...;" \
93 "if test -n ${uname_r}; then " \
94 "echo Running uname_boot ...;" \
95 "run uname_boot;" \
96 "fi;" \
97 "fi;" \
98 "fi;\0" \
99 "uname_boot="\
100 "setenv bootdir /boot; " \
101 "setenv bootfile vmlinuz-${uname_r}; " \
102 "setenv ccatfile /boot/ccat.rbf; " \
103 "echo loading CCAT firmware from ${ccatfile}; " \
104 "load mmc ${bootpart} ${loadaddr} ${ccatfile}; " \
105 "fpga load 0 ${loadaddr} ${filesize}; " \
106 "if test -e mmc ${bootpart} ${bootdir}/${bootfile}; then " \
107 "echo loading ${bootdir}/${bootfile} ...; " \
108 "run loadimage;" \
109 "setenv fdt_path /boot/dtbs/${uname_r}/${fdt_file}; " \
110 "if test -e mmc ${bootpart} ${fdt_path}; then " \
111 "run loadfdt;" \
112 "else " \
113 "echo; echo unable to find ${fdt_file} ...;" \
114 "echo booting legacy ...;"\
115 "run mmcargs;" \
116 "echo debug: [${bootargs}] ... ;" \
117 "echo debug: [bootz ${loadaddr}] ... ;" \
118 "bootz ${loadaddr}; " \
119 "fi;" \
120 "run mmcargs;" \
121 "echo debug: [${bootargs}] ... ;" \
Patrick Bruenn3876a352017-07-11 11:23:20 +0200122 "echo debug: [bootz ${loadaddr} - ${fdt_addr_r}];" \
123 "bootz ${loadaddr} - ${fdt_addr_r}; " \
Patrick Bruenn2ef943e2017-07-11 11:23:21 +0200124 "else " \
125 "echo loading from dhcp ...; " \
126 "run loadpxe; " \
Patrick Bruennba81b042016-11-04 11:57:02 +0100127 "fi;\0"
128
129#define CONFIG_BOOTCOMMAND \
130 "run mmcboot;"
131
132#define CONFIG_ARP_TIMEOUT 200UL
133
134/* Miscellaneous configurable options */
Patrick Bruennba81b042016-11-04 11:57:02 +0100135#define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */
136
Patrick Bruennba81b042016-11-04 11:57:02 +0100137#define CONFIG_SYS_MEMTEST_START 0x70000000
138#define CONFIG_SYS_MEMTEST_END 0x70010000
139
140#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
141
Patrick Bruennba81b042016-11-04 11:57:02 +0100142/* Physical Memory Map */
143#define CONFIG_NR_DRAM_BANKS 2
144#define PHYS_SDRAM_1 CSD0_BASE_ADDR
145#define PHYS_SDRAM_1_SIZE (gd->bd->bi_dram[0].size)
146#define PHYS_SDRAM_2 CSD1_BASE_ADDR
147#define PHYS_SDRAM_2_SIZE (gd->bd->bi_dram[1].size)
148#define PHYS_SDRAM_SIZE (gd->ram_size)
149
150#define CONFIG_SYS_SDRAM_BASE (PHYS_SDRAM_1)
151#define CONFIG_SYS_INIT_RAM_ADDR (IRAM_BASE_ADDR)
152#define CONFIG_SYS_INIT_RAM_SIZE (IRAM_SIZE)
153
154#define CONFIG_SYS_INIT_SP_OFFSET \
155 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
156#define CONFIG_SYS_INIT_SP_ADDR \
157 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
158
Masahiro Yamada8cea9b52017-02-11 22:43:54 +0900159/* environment organization */
Patrick Bruennba81b042016-11-04 11:57:02 +0100160#define CONFIG_ENV_OFFSET (6 * 64 * 1024)
161#define CONFIG_ENV_SIZE (8 * 1024)
Patrick Bruennba81b042016-11-04 11:57:02 +0100162#define CONFIG_SYS_MMC_ENV_DEV 0
163
164/* Framebuffer and LCD */
165#define CONFIG_PREBOOT
166#define CONFIG_VIDEO_IPUV3
167#define CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE
168#define CONFIG_VIDEO_BMP_RLE8
169#define CONFIG_SPLASH_SCREEN
170#define CONFIG_BMP_16BPP
171#define CONFIG_VIDEO_LOGO
Patrick Bruennba81b042016-11-04 11:57:02 +0100172
173#endif /* __CONFIG_H */