Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 02f1f06c179b32e75c1ff96a0ab93034049dc737 / . / configs / ls1043ardb_tfa_SECURE_BOOT_defconfig
blob: 5b36322c3801b7055a672bdd57d1d4acb4146b10 [file] [log] [blame]
Rajesh Bhagatb89aed42018-11-05 18:02:44 +0000[diff] [blame]1CONFIG_ARM=y
2CONFIG_TARGET_LS1043ARDB=y
Tom Rini2c7a8d42019-08-14 08:11:27 -0400[diff] [blame]3CONFIG_TFABOOT=y
Rajesh Bhagatb89aed42018-11-05 18:02:44 +0000[diff] [blame]4CONFIG_SYS_TEXT_BASE=0x82000000
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]5CONFIG_ENV_SIZE=0x2000
Tom Rini47dece32020-04-28 16:15:47 -0400[diff] [blame]6CONFIG_NXP_ESBC=y
7CONFIG_DM_GPIO=y
Tom Rinic9285bf2019-04-29 15:54:04 -0400[diff] [blame]8CONFIG_NR_DRAM_BANKS=2
Tom Rini929ea652019-01-07 17:46:19 -0500[diff] [blame]9CONFIG_ARMV8_SEC_FIRMWARE_SUPPORT=y
10CONFIG_SEC_FIRMWARE_ARMV8_PSCI=y
Rajesh Bhagatb89aed42018-11-05 18:02:44 +0000[diff] [blame]11CONFIG_DISTRO_DEFAULTS=y
Rajesh Bhagatb89aed42018-11-05 18:02:44 +0000[diff] [blame]12CONFIG_FIT_VERBOSE=y
13CONFIG_OF_BOARD_SETUP=y
14CONFIG_BOOTDELAY=10
Rajesh Bhagatb89aed42018-11-05 18:02:44 +0000[diff] [blame]15CONFIG_USE_BOOTARGS=y
16CONFIG_BOOTARGS="console=ttyS0,115200 root=/dev/ram0 earlycon=uart8250,mmio,0x21c0500 mtdparts=60000000.nor:2m@0x100000(nor_bank0_uboot),40m@0x1100000(nor_bank0_fit),7m(nor_bank0_user),2m@0x4100000(nor_bank4_uboot),40m@0x5100000(nor_bank4_fit),-(nor_bank4_user);7e800000.flash:1m(nand_uboot),1m(nand_uboot_env),20m(nand_fit);spi0.0:1m(uboot),5m(kernel),1m(dtb),9m(file_system)"
17CONFIG_MISC_INIT_R=y
18CONFIG_CMD_IMLS=y
Madalin Bucuraafa9052020-04-23 16:25:21 +0300[diff] [blame]19CONFIG_CMD_DM=y
Rajesh Bhagatb89aed42018-11-05 18:02:44 +0000[diff] [blame]20CONFIG_CMD_GPT=y
21CONFIG_CMD_I2C=y
22CONFIG_CMD_MMC=y
23CONFIG_CMD_NAND=y
24CONFIG_CMD_SF=y
25CONFIG_CMD_USB=y
26CONFIG_CMD_CACHE=y
27CONFIG_MP=y
28CONFIG_MTDPARTS_DEFAULT="mtdparts=60000000.nor:2m@0x100000(nor_bank0_uboot),40m@0x1100000(nor_bank0_fit),7m(nor_bank0_user),2m@0x4100000(nor_bank4_uboot),40m@0x5100000(nor_bank4_fit),-(nor_bank4_user);7e800000.flash:1m(nand_uboot),1m(nand_uboot_env),20m(nand_fit);spi0.0:1m(uboot),5m(kernel),1m(dtb),9m(file_system)"
29CONFIG_OF_CONTROL=y
30CONFIG_DEFAULT_DEVICE_TREE="fsl-ls1043a-rdb"
31CONFIG_DM=y
Tom Rini47dece32020-04-28 16:15:47 -0400[diff] [blame]32CONFIG_DM_I2C=y
Rajesh Bhagatb89aed42018-11-05 18:02:44 +0000[diff] [blame]33CONFIG_DM_MMC=y
34CONFIG_FSL_ESDHC=y
Tom Rinie799f922019-12-04 17:18:38 -0500[diff] [blame]35CONFIG_MTD=y
Rajesh Bhagatb89aed42018-11-05 18:02:44 +0000[diff] [blame]36CONFIG_MTD_NOR_FLASH=y
37CONFIG_FLASH_CFI_DRIVER=y
38CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y
39CONFIG_SYS_FLASH_CFI=y
Tom Rinie799f922019-12-04 17:18:38 -0500[diff] [blame]40CONFIG_MTD_RAW_NAND=y
Rajesh Bhagatb89aed42018-11-05 18:02:44 +0000[diff] [blame]41CONFIG_SPI_FLASH=y
Patrick Delaunay0df81042019-02-27 15:20:36 +0100[diff] [blame]42CONFIG_SF_DEFAULT_BUS=1
Rajesh Bhagatb89aed42018-11-05 18:02:44 +0000[diff] [blame]43CONFIG_PHYLIB=y
Tom Rini5d154192020-04-24 15:35:53 -0400[diff] [blame]44CONFIG_PHY_REALTEK=y
45CONFIG_PHY_VITESSE=y
Madalin Bucuraafa9052020-04-23 16:25:21 +0300[diff] [blame]46CONFIG_DM_ETH=y
47CONFIG_DM_MDIO=y
Rajesh Bhagatb89aed42018-11-05 18:02:44 +0000[diff] [blame]48CONFIG_PHY_GIGE=y
49CONFIG_E1000=y
Tom Rinifa911f82019-05-12 07:59:12 -0400[diff] [blame]50CONFIG_FMAN_ENET=y
Rajesh Bhagatb89aed42018-11-05 18:02:44 +0000[diff] [blame]51CONFIG_PCI=y
52CONFIG_DM_PCI=y
53CONFIG_DM_PCI_COMPAT=y
Hou Zhiqiang02f1f062020-07-09 23:31:42 +0800[diff] [blame^]54CONFIG_PCIE_LAYERSCAPE_RC=y
Rajesh Bhagatb89aed42018-11-05 18:02:44 +0000[diff] [blame]55CONFIG_SYS_NS16550=y
56CONFIG_SPI=y
57CONFIG_DM_SPI=y
58CONFIG_USB=y
59CONFIG_DM_USB=y
60CONFIG_USB_XHCI_HCD=y
61CONFIG_USB_XHCI_DWC3=y
Rajesh Bhagatb89aed42018-11-05 18:02:44 +0000[diff] [blame]62CONFIG_RSA=y
63CONFIG_SPL_RSA=y
64CONFIG_RSA_SOFTWARE_EXP=y
Mian Yousaf Kaukabe04ff232019-01-29 16:38:39 +0100[diff] [blame]65CONFIG_EFI_LOADER_BOUNCE_BUFFER=y