Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 024007de512c6ac8eec04d0489ecd48d940f0de2 / . / configs / at91sam9261ek_nandflash_defconfig
blob: 36677c7e015087e8f09a0d2fb369535b95cbeb97 [file] [log] [blame]
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]1CONFIG_ARM=y
Tom Rinie1e85442021-08-27 21:18:30 -0400[diff] [blame]2CONFIG_SKIP_LOWLEVEL_INIT=y
Masahiro Yamadaaf908ee2015-02-20 17:04:01 +0900[diff] [blame]3CONFIG_ARCH_AT91=y
Tom Rini07edfae2018-02-03 12:10:38 -0500[diff] [blame]4CONFIG_SYS_TEXT_BASE=0x21f00000
Tom Rinie25a03a2021-11-01 12:19:22 +0000[diff] [blame]5CONFIG_SYS_MALLOC_LEN=0x80000
Wenyou.Yang@microchip.comb59fe682017-07-21 13:28:40 +0800[diff] [blame]6CONFIG_SYS_MALLOC_F_LEN=0x2000
Tom Rinie25a03a2021-11-01 12:19:22 +0000[diff] [blame]7CONFIG_TARGET_AT91SAM9261EK=y
Tom Rini201e75e2022-03-11 23:07:36 -0500[diff] [blame]8CONFIG_ATMEL_LEGACY=y
Tom Rini9e86dc12022-03-11 23:07:32 -0500[diff] [blame]9CONFIG_AT91SAM9261EK=y
Tom Rinic9285bf2019-04-29 15:54:04 -0400[diff] [blame]10CONFIG_NR_DRAM_BANKS=1
Tom Rini2e262c42020-08-10 15:31:07 -0400[diff] [blame]11CONFIG_DM_GPIO=y
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]12CONFIG_DEFAULT_DEVICE_TREE="at91sam9261ek"
Tom Rinie0056d72018-06-04 11:57:37 -0400[diff] [blame]13CONFIG_DEBUG_UART_BOARD_INIT=y
14CONFIG_DEBUG_UART_BASE=0xfffff200
15CONFIG_DEBUG_UART_CLOCK=100000000
Tom Rinid49f5822020-02-28 13:28:38 -0500[diff] [blame]16CONFIG_ENV_OFFSET_REDUND=0x100000
Wenyou.Yang@microchip.comb59fe682017-07-21 13:28:40 +0800[diff] [blame]17CONFIG_DEBUG_UART=y
Tom Rini0997ee02021-08-23 10:25:31 -0400[diff] [blame]18CONFIG_SYS_LOAD_ADDR=0x22000000
Tom Rini9ec25872022-03-24 17:18:03 -0400[diff] [blame]19CONFIG_NAND_BOOT=y
Heiko Schocher0b368b12016-06-07 08:31:14 +0200[diff] [blame]20CONFIG_BOOTDELAY=3
Sam Protsenkobd7bffe2017-08-14 20:22:17 +0300[diff] [blame]21CONFIG_USE_BOOTARGS=y
22CONFIG_BOOTARGS="console=ttyS0,115200 earlyprintk mtdparts=atmel_nand:256k(bootstrap)ro,512k(uboot)ro,256k(env),256k(env_redundant),256k(spare),512k(dtb),6M(kernel)ro,-(rootfs) root=/dev/mtdblock7 rw rootfstype=jffs2"
Tom Rini5ddf1722021-11-10 09:11:40 -0500[diff] [blame]23CONFIG_USE_BOOTCOMMAND=y
24CONFIG_BOOTCOMMAND="nand read 0x22000000 0x200000 0x300000; bootm"
Simon Glass9fd2a022016-10-17 20:12:37 -0600[diff] [blame]25CONFIG_SYS_CONSOLE_IS_IN_ENV=y
Lokesh Vutla94d95e42016-10-11 21:33:46 -0400[diff] [blame]26# CONFIG_DISPLAY_BOARDINFO is not set
Tom Rini356c6742022-03-18 08:38:20 -0400[diff] [blame]27CONFIG_RESET_PHY_R=y
Bin Meng63c10982015-09-28 05:14:15 -0700[diff] [blame]28CONFIG_SYS_PROMPT="U-Boot> "
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]29# CONFIG_CMD_BDI is not set
30# CONFIG_CMD_IMI is not set
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]31# CONFIG_CMD_LOADS is not set
Tom Rini00448d22017-07-28 21:31:42 -0400[diff] [blame]32CONFIG_CMD_NAND=y
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]33# CONFIG_CMD_SOURCE is not set
34# CONFIG_CMD_SETEXPR is not set
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]35CONFIG_CMD_DHCP=y
Tom Rini1c47c4a2022-02-25 11:19:50 -0500[diff] [blame]36CONFIG_BOOTP_BOOTFILESIZE=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]37CONFIG_CMD_PING=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]38CONFIG_CMD_FAT=y
Wenyou.Yang@microchip.comb59fe682017-07-21 13:28:40 +0800[diff] [blame]39CONFIG_OF_CONTROL=y
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]40CONFIG_ENV_IS_IN_NAND=y
Tom Rini4bb26a42019-11-10 11:28:03 -0500[diff] [blame]41CONFIG_SYS_REDUNDAND_ENVIRONMENT=y
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]42CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Tom Rini26011a32022-03-11 09:12:02 -0500[diff] [blame]43CONFIG_NET_RETRY_COUNT=20
Wenyou.Yang@microchip.comb59fe682017-07-21 13:28:40 +0800[diff] [blame]44CONFIG_DM=y
45CONFIG_CLK=y
46CONFIG_CLK_AT91=y
Wenyou.Yang@microchip.comb59fe682017-07-21 13:28:40 +0800[diff] [blame]47CONFIG_AT91_GPIO=y
Tom Rini9834b902017-03-13 13:48:42 -0400[diff] [blame]48# CONFIG_MMC is not set
Tom Rinie799f922019-12-04 17:18:38 -0500[diff] [blame]49CONFIG_MTD=y
Adam Ford9c519182018-07-08 08:11:07 -0500[diff] [blame]50CONFIG_NAND_ATMEL=y
Wenyou.Yang@microchip.comb59fe682017-07-21 13:28:40 +0800[diff] [blame]51CONFIG_DM_SPI_FLASH=y
Wenyou.Yang@microchip.comb59fe682017-07-21 13:28:40 +0800[diff] [blame]52CONFIG_SPI_FLASH_ATMEL=y
53CONFIG_SPI_FLASH_DATAFLASH=y
Marek Vasut024007d2022-04-13 04:15:39 +0200[diff] [blame^]54CONFIG_DRIVER_DM9000=y
Wenyou.Yang@microchip.comb59fe682017-07-21 13:28:40 +0800[diff] [blame]55CONFIG_PINCTRL=y
56CONFIG_PINCTRL_AT91=y
57CONFIG_DM_SERIAL=y
Wenyou.Yang@microchip.comb59fe682017-07-21 13:28:40 +0800[diff] [blame]58CONFIG_DEBUG_UART_ANNOUNCE=y
59CONFIG_ATMEL_USART=y
Adam Ford4e96ff82018-04-15 13:51:26 -0400[diff] [blame]60CONFIG_SPI=y
Wenyou.Yang@microchip.comb59fe682017-07-21 13:28:40 +0800[diff] [blame]61CONFIG_DM_SPI=y
Wenyou.Yang@microchip.com272167d2017-08-15 17:40:27 +0800[diff] [blame]62CONFIG_TIMER=y
63CONFIG_ATMEL_PIT_TIMER=y
Tom Rini6e9cb112016-09-08 16:31:26 -0400[diff] [blame]64CONFIG_USB=y
Tom Rini4c047422022-03-18 08:38:28 -0400[diff] [blame]65CONFIG_ATMEL_LCD_BGR555=y