Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 01032a4ba23a9f2936eadd0787d18cffe11916d0 / . / drivers / clk / renesas / r8a774e1-cpg-mssr.c
blob: c969ec688833c502fc15280516783e916fa51b7e [file] [log] [blame]
Biju Daseb6474c2020-10-14 18:17:36 +0100[diff] [blame]1// SPDX-License-Identifier: GPL-2.0
2/*
3 * r8a774e1 Clock Pulse Generator / Module Standby and Software Reset
4 *
5 * Copyright (C) 2020 Renesas Electronics Corp.
6 *
7 * Based on r8a7795-cpg-mssr.c
8 *
9 * Copyright (C) 2015 Glider bvba
10 */
11
12#include <common.h>
13#include <clk-uclass.h>
14#include <dm.h>
15#include <linux/bitops.h>
16
17#include <dt-bindings/clock/r8a774e1-cpg-mssr.h>
18
19#include "renesas-cpg-mssr.h"
20#include "rcar-gen3-cpg.h"
21
22enum clk_ids {
23 /* Core Clock Outputs exported to DT */
24 LAST_DT_CORE_CLK = R8A774E1_CLK_CANFD,
25
26 /* External Input Clocks */
27 CLK_EXTAL,
28 CLK_EXTALR,
29
30 /* Internal Core Clocks */
31 CLK_MAIN,
32 CLK_PLL0,
33 CLK_PLL1,
34 CLK_PLL2,
35 CLK_PLL3,
36 CLK_PLL4,
37 CLK_PLL1_DIV2,
38 CLK_PLL1_DIV4,
39 CLK_S0,
40 CLK_S1,
41 CLK_S2,
42 CLK_S3,
43 CLK_SDSRC,
44 CLK_RPCSRC,
45 CLK_RINT,
46
47 /* Module Clocks */
48 MOD_CLK_BASE
49};
50
51static const struct cpg_core_clk r8a774e1_core_clks[] = {
52 /* External Clock Inputs */
53 DEF_INPUT("extal", CLK_EXTAL),
54 DEF_INPUT("extalr", CLK_EXTALR),
55
56 /* Internal Core Clocks */
57 DEF_BASE(".main", CLK_MAIN, CLK_TYPE_GEN3_MAIN, CLK_EXTAL),
58 DEF_BASE(".pll0", CLK_PLL0, CLK_TYPE_GEN3_PLL0, CLK_MAIN),
59 DEF_BASE(".pll1", CLK_PLL1, CLK_TYPE_GEN3_PLL1, CLK_MAIN),
60 DEF_BASE(".pll2", CLK_PLL2, CLK_TYPE_GEN3_PLL2, CLK_MAIN),
61 DEF_BASE(".pll3", CLK_PLL3, CLK_TYPE_GEN3_PLL3, CLK_MAIN),
62 DEF_BASE(".pll4", CLK_PLL4, CLK_TYPE_GEN3_PLL4, CLK_MAIN),
63
64 DEF_FIXED(".pll1_div2", CLK_PLL1_DIV2, CLK_PLL1, 2, 1),
65 DEF_FIXED(".pll1_div4", CLK_PLL1_DIV4, CLK_PLL1_DIV2, 2, 1),
66 DEF_FIXED(".s0", CLK_S0, CLK_PLL1_DIV2, 2, 1),
67 DEF_FIXED(".s1", CLK_S1, CLK_PLL1_DIV2, 3, 1),
68 DEF_FIXED(".s2", CLK_S2, CLK_PLL1_DIV2, 4, 1),
69 DEF_FIXED(".s3", CLK_S3, CLK_PLL1_DIV2, 6, 1),
70 DEF_FIXED(".sdsrc", CLK_SDSRC, CLK_PLL1_DIV2, 2, 1),
71 DEF_BASE(".rpcsrc", CLK_RPCSRC, CLK_TYPE_GEN3_RPCSRC, CLK_PLL1),
72
73 DEF_BASE("rpc", R8A774E1_CLK_RPC, CLK_TYPE_GEN3_RPC,
74 CLK_RPCSRC),
75 DEF_BASE("rpcd2", R8A774E1_CLK_RPCD2, CLK_TYPE_GEN3_RPCD2,
76 R8A774E1_CLK_RPC),
77
78 DEF_GEN3_OSC(".r", CLK_RINT, CLK_EXTAL, 32),
79
80 /* Core Clock Outputs */
81 DEF_GEN3_Z("z", R8A774E1_CLK_Z, CLK_TYPE_GEN3_Z, CLK_PLL0, 2, 8),
82 DEF_GEN3_Z("z2", R8A774E1_CLK_Z2, CLK_TYPE_GEN3_Z, CLK_PLL2, 2, 0),
83 DEF_FIXED("ztr", R8A774E1_CLK_ZTR, CLK_PLL1_DIV2, 6, 1),
84 DEF_FIXED("ztrd2", R8A774E1_CLK_ZTRD2, CLK_PLL1_DIV2, 12, 1),
85 DEF_FIXED("zt", R8A774E1_CLK_ZT, CLK_PLL1_DIV2, 4, 1),
86 DEF_FIXED("zx", R8A774E1_CLK_ZX, CLK_PLL1_DIV2, 2, 1),
87 DEF_FIXED("s0d1", R8A774E1_CLK_S0D1, CLK_S0, 1, 1),
88 DEF_FIXED("s0d2", R8A774E1_CLK_S0D2, CLK_S0, 2, 1),
89 DEF_FIXED("s0d3", R8A774E1_CLK_S0D3, CLK_S0, 3, 1),
90 DEF_FIXED("s0d4", R8A774E1_CLK_S0D4, CLK_S0, 4, 1),
91 DEF_FIXED("s0d6", R8A774E1_CLK_S0D6, CLK_S0, 6, 1),
92 DEF_FIXED("s0d8", R8A774E1_CLK_S0D8, CLK_S0, 8, 1),
93 DEF_FIXED("s0d12", R8A774E1_CLK_S0D12, CLK_S0, 12, 1),
94 DEF_FIXED("s1d2", R8A774E1_CLK_S1D2, CLK_S1, 2, 1),
95 DEF_FIXED("s1d4", R8A774E1_CLK_S1D4, CLK_S1, 4, 1),
96 DEF_FIXED("s2d1", R8A774E1_CLK_S2D1, CLK_S2, 1, 1),
97 DEF_FIXED("s2d2", R8A774E1_CLK_S2D2, CLK_S2, 2, 1),
98 DEF_FIXED("s2d4", R8A774E1_CLK_S2D4, CLK_S2, 4, 1),
99 DEF_FIXED("s3d1", R8A774E1_CLK_S3D1, CLK_S3, 1, 1),
100 DEF_FIXED("s3d2", R8A774E1_CLK_S3D2, CLK_S3, 2, 1),
101 DEF_FIXED("s3d4", R8A774E1_CLK_S3D4, CLK_S3, 4, 1),
102
103 DEF_GEN3_SD("sd0", R8A774E1_CLK_SD0, CLK_SDSRC, 0x074),
104 DEF_GEN3_SD("sd1", R8A774E1_CLK_SD1, CLK_SDSRC, 0x078),
105 DEF_GEN3_SD("sd2", R8A774E1_CLK_SD2, CLK_SDSRC, 0x268),
106 DEF_GEN3_SD("sd3", R8A774E1_CLK_SD3, CLK_SDSRC, 0x26c),
107
108 DEF_FIXED("cl", R8A774E1_CLK_CL, CLK_PLL1_DIV2, 48, 1),
109 DEF_FIXED("cr", R8A774E1_CLK_CR, CLK_PLL1_DIV4, 2, 1),
110 DEF_FIXED("cp", R8A774E1_CLK_CP, CLK_EXTAL, 2, 1),
111 DEF_FIXED("cpex", R8A774E1_CLK_CPEX, CLK_EXTAL, 2, 1),
112
113 DEF_DIV6P1("canfd", R8A774E1_CLK_CANFD, CLK_PLL1_DIV4, 0x244),
114 DEF_DIV6P1("csi0", R8A774E1_CLK_CSI0, CLK_PLL1_DIV4, 0x00c),
115 DEF_DIV6P1("mso", R8A774E1_CLK_MSO, CLK_PLL1_DIV4, 0x014),
116 DEF_DIV6P1("hdmi", R8A774E1_CLK_HDMI, CLK_PLL1_DIV4, 0x250),
117
118 DEF_GEN3_OSC("osc", R8A774E1_CLK_OSC, CLK_EXTAL, 8),
119
120 DEF_BASE("r", R8A774E1_CLK_R, CLK_TYPE_GEN3_R, CLK_RINT),
121};
122
123static const struct mssr_mod_clk r8a774e1_mod_clks[] = {
124 DEF_MOD("fdp1-1", 118, R8A774E1_CLK_S0D1),
125 DEF_MOD("fdp1-0", 119, R8A774E1_CLK_S0D1),
126 DEF_MOD("tmu4", 121, R8A774E1_CLK_S0D6),
127 DEF_MOD("tmu3", 122, R8A774E1_CLK_S3D2),
128 DEF_MOD("tmu2", 123, R8A774E1_CLK_S3D2),
129 DEF_MOD("tmu1", 124, R8A774E1_CLK_S3D2),
130 DEF_MOD("tmu0", 125, R8A774E1_CLK_CP),
131 DEF_MOD("vcplf", 130, R8A774E1_CLK_S2D1),
132 DEF_MOD("vdpb", 131, R8A774E1_CLK_S2D1),
133 DEF_MOD("scif5", 202, R8A774E1_CLK_S3D4),
134 DEF_MOD("scif4", 203, R8A774E1_CLK_S3D4),
135 DEF_MOD("scif3", 204, R8A774E1_CLK_S3D4),
136 DEF_MOD("scif1", 206, R8A774E1_CLK_S3D4),
137 DEF_MOD("scif0", 207, R8A774E1_CLK_S3D4),
138 DEF_MOD("msiof3", 208, R8A774E1_CLK_MSO),
139 DEF_MOD("msiof2", 209, R8A774E1_CLK_MSO),
140 DEF_MOD("msiof1", 210, R8A774E1_CLK_MSO),
141 DEF_MOD("msiof0", 211, R8A774E1_CLK_MSO),
142 DEF_MOD("sys-dmac2", 217, R8A774E1_CLK_S3D1),
143 DEF_MOD("sys-dmac1", 218, R8A774E1_CLK_S3D1),
144 DEF_MOD("sys-dmac0", 219, R8A774E1_CLK_S0D3),
145 DEF_MOD("cmt3", 300, R8A774E1_CLK_R),
146 DEF_MOD("cmt2", 301, R8A774E1_CLK_R),
147 DEF_MOD("cmt1", 302, R8A774E1_CLK_R),
148 DEF_MOD("cmt0", 303, R8A774E1_CLK_R),
149 DEF_MOD("tpu0", 304, R8A774E1_CLK_S3D4),
150 DEF_MOD("scif2", 310, R8A774E1_CLK_S3D4),
151 DEF_MOD("sdif3", 311, R8A774E1_CLK_SD3),
152 DEF_MOD("sdif2", 312, R8A774E1_CLK_SD2),
153 DEF_MOD("sdif1", 313, R8A774E1_CLK_SD1),
154 DEF_MOD("sdif0", 314, R8A774E1_CLK_SD0),
155 DEF_MOD("pcie1", 318, R8A774E1_CLK_S3D1),
156 DEF_MOD("pcie0", 319, R8A774E1_CLK_S3D1),
157 DEF_MOD("usb3-if0", 328, R8A774E1_CLK_S3D1),
158 DEF_MOD("usb-dmac0", 330, R8A774E1_CLK_S3D1),
159 DEF_MOD("usb-dmac1", 331, R8A774E1_CLK_S3D1),
160 DEF_MOD("rwdt", 402, R8A774E1_CLK_R),
161 DEF_MOD("intc-ex", 407, R8A774E1_CLK_CP),
162 DEF_MOD("intc-ap", 408, R8A774E1_CLK_S0D3),
163 DEF_MOD("audmac1", 501, R8A774E1_CLK_S1D2),
164 DEF_MOD("audmac0", 502, R8A774E1_CLK_S1D2),
165 DEF_MOD("hscif4", 516, R8A774E1_CLK_S3D1),
166 DEF_MOD("hscif3", 517, R8A774E1_CLK_S3D1),
167 DEF_MOD("hscif2", 518, R8A774E1_CLK_S3D1),
168 DEF_MOD("hscif1", 519, R8A774E1_CLK_S3D1),
169 DEF_MOD("hscif0", 520, R8A774E1_CLK_S3D1),
170 DEF_MOD("thermal", 522, R8A774E1_CLK_CP),
171 DEF_MOD("pwm", 523, R8A774E1_CLK_S0D12),
172 DEF_MOD("fcpvd1", 602, R8A774E1_CLK_S0D2),
173 DEF_MOD("fcpvd0", 603, R8A774E1_CLK_S0D2),
174 DEF_MOD("fcpvb1", 606, R8A774E1_CLK_S0D1),
175 DEF_MOD("fcpvb0", 607, R8A774E1_CLK_S0D1),
176 DEF_MOD("fcpvi1", 610, R8A774E1_CLK_S0D1),
177 DEF_MOD("fcpvi0", 611, R8A774E1_CLK_S0D1),
178 DEF_MOD("fcpf1", 614, R8A774E1_CLK_S0D1),
179 DEF_MOD("fcpf0", 615, R8A774E1_CLK_S0D1),
180 DEF_MOD("fcpcs", 619, R8A774E1_CLK_S0D1),
181 DEF_MOD("vspd1", 622, R8A774E1_CLK_S0D2),
182 DEF_MOD("vspd0", 623, R8A774E1_CLK_S0D2),
183 DEF_MOD("vspbc", 624, R8A774E1_CLK_S0D1),
184 DEF_MOD("vspbd", 626, R8A774E1_CLK_S0D1),
185 DEF_MOD("vspi1", 630, R8A774E1_CLK_S0D1),
186 DEF_MOD("vspi0", 631, R8A774E1_CLK_S0D1),
187 DEF_MOD("ehci1", 702, R8A774E1_CLK_S3D2),
188 DEF_MOD("ehci0", 703, R8A774E1_CLK_S3D2),
189 DEF_MOD("hsusb", 704, R8A774E1_CLK_S3D2),
190 DEF_MOD("csi20", 714, R8A774E1_CLK_CSI0),
191 DEF_MOD("csi40", 716, R8A774E1_CLK_CSI0),
192 DEF_MOD("du3", 721, R8A774E1_CLK_S2D1),
193 DEF_MOD("du1", 723, R8A774E1_CLK_S2D1),
194 DEF_MOD("du0", 724, R8A774E1_CLK_S2D1),
195 DEF_MOD("lvds", 727, R8A774E1_CLK_S0D4),
196 DEF_MOD("hdmi0", 729, R8A774E1_CLK_HDMI),
197 DEF_MOD("vin7", 804, R8A774E1_CLK_S0D2),
198 DEF_MOD("vin6", 805, R8A774E1_CLK_S0D2),
199 DEF_MOD("vin5", 806, R8A774E1_CLK_S0D2),
200 DEF_MOD("vin4", 807, R8A774E1_CLK_S0D2),
201 DEF_MOD("vin3", 808, R8A774E1_CLK_S0D2),
202 DEF_MOD("vin2", 809, R8A774E1_CLK_S0D2),
203 DEF_MOD("vin1", 810, R8A774E1_CLK_S0D2),
204 DEF_MOD("vin0", 811, R8A774E1_CLK_S0D2),
205 DEF_MOD("etheravb", 812, R8A774E1_CLK_S0D6),
206 DEF_MOD("sata0", 815, R8A774E1_CLK_S3D2),
207 DEF_MOD("gpio7", 905, R8A774E1_CLK_S3D4),
208 DEF_MOD("gpio6", 906, R8A774E1_CLK_S3D4),
209 DEF_MOD("gpio5", 907, R8A774E1_CLK_S3D4),
210 DEF_MOD("gpio4", 908, R8A774E1_CLK_S3D4),
211 DEF_MOD("gpio3", 909, R8A774E1_CLK_S3D4),
212 DEF_MOD("gpio2", 910, R8A774E1_CLK_S3D4),
213 DEF_MOD("gpio1", 911, R8A774E1_CLK_S3D4),
214 DEF_MOD("gpio0", 912, R8A774E1_CLK_S3D4),
215 DEF_MOD("can-fd", 914, R8A774E1_CLK_S3D2),
216 DEF_MOD("can-if1", 915, R8A774E1_CLK_S3D4),
217 DEF_MOD("can-if0", 916, R8A774E1_CLK_S3D4),
218 DEF_MOD("rpc-if", 917, R8A774E1_CLK_RPCD2),
219 DEF_MOD("i2c6", 918, R8A774E1_CLK_S0D6),
220 DEF_MOD("i2c5", 919, R8A774E1_CLK_S0D6),
221 DEF_MOD("adg", 922, R8A774E1_CLK_S0D1),
222 DEF_MOD("i2c-dvfs", 926, R8A774E1_CLK_CP),
223 DEF_MOD("i2c4", 927, R8A774E1_CLK_S0D6),
224 DEF_MOD("i2c3", 928, R8A774E1_CLK_S0D6),
225 DEF_MOD("i2c2", 929, R8A774E1_CLK_S3D2),
226 DEF_MOD("i2c1", 930, R8A774E1_CLK_S3D2),
227 DEF_MOD("i2c0", 931, R8A774E1_CLK_S3D2),
228 DEF_MOD("ssi-all", 1005, R8A774E1_CLK_S3D4),
229 DEF_MOD("ssi9", 1006, MOD_CLK_ID(1005)),
230 DEF_MOD("ssi8", 1007, MOD_CLK_ID(1005)),
231 DEF_MOD("ssi7", 1008, MOD_CLK_ID(1005)),
232 DEF_MOD("ssi6", 1009, MOD_CLK_ID(1005)),
233 DEF_MOD("ssi5", 1010, MOD_CLK_ID(1005)),
234 DEF_MOD("ssi4", 1011, MOD_CLK_ID(1005)),
235 DEF_MOD("ssi3", 1012, MOD_CLK_ID(1005)),
236 DEF_MOD("ssi2", 1013, MOD_CLK_ID(1005)),
237 DEF_MOD("ssi1", 1014, MOD_CLK_ID(1005)),
238 DEF_MOD("ssi0", 1015, MOD_CLK_ID(1005)),
239 DEF_MOD("scu-all", 1017, R8A774E1_CLK_S3D4),
240 DEF_MOD("scu-dvc1", 1018, MOD_CLK_ID(1017)),
241 DEF_MOD("scu-dvc0", 1019, MOD_CLK_ID(1017)),
242 DEF_MOD("scu-ctu1-mix1", 1020, MOD_CLK_ID(1017)),
243 DEF_MOD("scu-ctu0-mix0", 1021, MOD_CLK_ID(1017)),
244 DEF_MOD("scu-src9", 1022, MOD_CLK_ID(1017)),
245 DEF_MOD("scu-src8", 1023, MOD_CLK_ID(1017)),
246 DEF_MOD("scu-src7", 1024, MOD_CLK_ID(1017)),
247 DEF_MOD("scu-src6", 1025, MOD_CLK_ID(1017)),
248 DEF_MOD("scu-src5", 1026, MOD_CLK_ID(1017)),
249 DEF_MOD("scu-src4", 1027, MOD_CLK_ID(1017)),
250 DEF_MOD("scu-src3", 1028, MOD_CLK_ID(1017)),
251 DEF_MOD("scu-src2", 1029, MOD_CLK_ID(1017)),
252 DEF_MOD("scu-src1", 1030, MOD_CLK_ID(1017)),
253 DEF_MOD("scu-src0", 1031, MOD_CLK_ID(1017)),
254};
255
256/*
257 * CPG Clock Data
258 */
259
260/*
261 * MD EXTAL PLL0 PLL1 PLL2 PLL3 PLL4 OSC
262 * 14 13 19 17 (MHz)
263 *-------------------------------------------------------------------------
264 * 0 0 0 0 16.66 x 1 x180 x192 x144 x192 x144 /16
265 * 0 0 0 1 16.66 x 1 x180 x192 x144 x128 x144 /16
266 * 0 0 1 0 Prohibited setting
267 * 0 0 1 1 16.66 x 1 x180 x192 x144 x192 x144 /16
268 * 0 1 0 0 20 x 1 x150 x160 x120 x160 x120 /19
269 * 0 1 0 1 20 x 1 x150 x160 x120 x106 x120 /19
270 * 0 1 1 0 Prohibited setting
271 * 0 1 1 1 20 x 1 x150 x160 x120 x160 x120 /19
272 * 1 0 0 0 25 x 1 x120 x128 x96 x128 x96 /24
273 * 1 0 0 1 25 x 1 x120 x128 x96 x84 x96 /24
274 * 1 0 1 0 Prohibited setting
275 * 1 0 1 1 25 x 1 x120 x128 x96 x128 x96 /24
276 * 1 1 0 0 33.33 / 2 x180 x192 x144 x192 x144 /32
277 * 1 1 0 1 33.33 / 2 x180 x192 x144 x128 x144 /32
278 * 1 1 1 0 Prohibited setting
279 * 1 1 1 1 33.33 / 2 x180 x192 x144 x192 x144 /32
280 */
281#define CPG_PLL_CONFIG_INDEX(md) ((((md) & BIT(14)) >> 11) | \
282 (((md) & BIT(13)) >> 11) | \
283 (((md) & BIT(19)) >> 18) | \
284 (((md) & BIT(17)) >> 17))
285
286static const struct rcar_gen3_cpg_pll_config cpg_pll_configs[16] = {
287 /* EXTAL div PLL1 mult/div PLL3 mult/div OSC prediv */
288 { 1, 192, 1, 192, 1, 16, },
289 { 1, 192, 1, 128, 1, 16, },
290 { 0, /* Prohibited setting */ },
291 { 1, 192, 1, 192, 1, 16, },
292 { 1, 160, 1, 160, 1, 19, },
293 { 1, 160, 1, 106, 1, 19, },
294 { 0, /* Prohibited setting */ },
295 { 1, 160, 1, 160, 1, 19, },
296 { 1, 128, 1, 128, 1, 24, },
297 { 1, 128, 1, 84, 1, 24, },
298 { 0, /* Prohibited setting */ },
299 { 1, 128, 1, 128, 1, 24, },
300 { 2, 192, 1, 192, 1, 32, },
301 { 2, 192, 1, 128, 1, 32, },
302 { 0, /* Prohibited setting */ },
303 { 2, 192, 1, 192, 1, 32, },
304};
305
306/* RMSTPCR[0-11] is not present on RZ/G2H */
307static const struct mstp_stop_table r8a774e1_mstp_table[] = {
308 { 0x00640800, 0x0, 0x0, 0 },
309 { 0xF3EE9390, 0x0, 0x0, 0 },
310 { 0x340FAFDC, 0x2040, 0x0, 0 },
311 { 0xD80C7CDF, 0x400, 0x0, 0 },
312 { 0x80000184, 0x180, 0x0, 0 },
313 { 0x40BFFF46, 0x0, 0x0, 0 },
314 { 0xE5FBEECF, 0x0, 0x0, 0 },
315 { 0x39FFFF0E, 0x0, 0x0, 0 },
316 { 0x01F19FF4, 0x0, 0x0, 0 },
317 { 0xFFDFFFFF, 0x0, 0x0, 0 },
318 { 0xFFFEFFE0, 0x0, 0x0, 0 },
319 { 0x00000000, 0x0, 0x0, 0 },
320};
321
322static const void *r8a774e1_get_pll_config(const u32 cpg_mode)
323{
324 return &cpg_pll_configs[CPG_PLL_CONFIG_INDEX(cpg_mode)];
325}
326
327static const struct cpg_mssr_info r8a774e1_cpg_mssr_info = {
328 .core_clk = r8a774e1_core_clks,
329 .core_clk_size = ARRAY_SIZE(r8a774e1_core_clks),
330 .mod_clk = r8a774e1_mod_clks,
331 .mod_clk_size = ARRAY_SIZE(r8a774e1_mod_clks),
332 .mstp_table = r8a774e1_mstp_table,
333 .mstp_table_size = ARRAY_SIZE(r8a774e1_mstp_table),
334 .reset_node = "renesas,r8a774e1-rst",
335 .extalr_node = "extalr",
336 .mod_clk_base = MOD_CLK_BASE,
337 .clk_extal_id = CLK_EXTAL,
338 .clk_extalr_id = CLK_EXTALR,
339 .get_pll_config = r8a774e1_get_pll_config,
340};
341
342static const struct udevice_id r8a774e1_clk_ids[] = {
343 {
344 .compatible = "renesas,r8a774e1-cpg-mssr",
345 .data = (ulong)&r8a774e1_cpg_mssr_info
346 },
347 { }
348};
349
350U_BOOT_DRIVER(clk_r8a774e1) = {
351 .name = "clk_r8a774e1",
352 .id = UCLASS_CLK,
353 .of_match = r8a774e1_clk_ids,
Simon Glass8a2b47f2020-12-03 16:55:17 -0700[diff] [blame]354 .priv_auto = sizeof(struct gen3_clk_priv),
Biju Daseb6474c2020-10-14 18:17:36 +0100[diff] [blame]355 .ops = &gen3_clk_ops,
356 .probe = gen3_clk_probe,
357 .remove = gen3_clk_remove,
358};