blob: 45cbe744c7ff0ee0f3063ddd378568c04dc92f0c [file] [log] [blame]
Tom Rini53633a82024-02-29 12:33:36 -05001# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2%YAML 1.2
3---
4$id: http://devicetree.org/schemas/spi/socionext,synquacer-spi.yaml#
5$schema: http://devicetree.org/meta-schemas/core.yaml#
6
7title: Socionext SynQuacer HS-SPI Controller
8
9maintainers:
10 - Masahisa Kojima <masahisa.kojima@linaro.org>
11 - Jassi Brar <jaswinder.singh@linaro.org>
12
13allOf:
14 - $ref: spi-controller.yaml#
15
16properties:
17 compatible:
18 const: socionext,synquacer-spi
19
20 reg:
21 maxItems: 1
22
23 clocks:
24 minItems: 1
25 items:
26 - description: core clock
27 - description: rate clock
28
29 clock-names:
30 minItems: 1
31 items:
32 - const: iHCLK
33 - const: iPCLK
34
35 interrupts:
36 items:
37 - description: Receive Interrupt
38 - description: Transmit Interrupt
39 - description: Fault Interrupt
40
41 socionext,use-rtm:
42 type: boolean
43 description: Enable using "retimed clock" for RX
44
45 socionext,set-aces:
46 type: boolean
47 description: Enable same active clock edges field to be set
48
49required:
50 - compatible
51 - reg
52 - interrupts
53 - clocks
54 - clock-names
55
56unevaluatedProperties: false
57
58examples:
59 - |
60 #include <dt-bindings/interrupt-controller/arm-gic.h>
61
62 spi@ff110000 {
63 compatible = "socionext,synquacer-spi";
64 reg = <0xff110000 0x1000>;
65 interrupts = <GIC_SPI 160 IRQ_TYPE_LEVEL_HIGH>,
66 <GIC_SPI 161 IRQ_TYPE_LEVEL_HIGH>,
67 <GIC_SPI 162 IRQ_TYPE_LEVEL_HIGH>;
68 clocks = <&clk_hsspi>;
69 clock-names = "iHCLK";
70 socionext,use-rtm;
71 socionext,set-aces;
72 };
73...