Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 008d7384aa19480a54e5d5218b84692e75d703b4 / . / configs / rock2_defconfig
blob: d0d5dffe25052daae55c9b3031d3f81cbeaee010 [file] [log] [blame]
Simon Glasse513abb2016-01-21 19:45:24 -0700[diff] [blame]1CONFIG_ARM=y
2CONFIG_ARCH_ROCKCHIP=y
Tom Rini07edfae2018-02-03 12:10:38 -0500[diff] [blame]3CONFIG_SYS_TEXT_BASE=0x00000000
Simon Glasse513abb2016-01-21 19:45:24 -0700[diff] [blame]4CONFIG_SYS_MALLOC_F_LEN=0x2000
5CONFIG_ROCKCHIP_RK3288=y
Philipp Tomsich798370f2017-06-29 11:21:15 +0200[diff] [blame]6CONFIG_SPL_ROCKCHIP_BACK_TO_BROM=y
Simon Glasse513abb2016-01-21 19:45:24 -0700[diff] [blame]7CONFIG_TARGET_ROCK2=y
8CONFIG_SPL_STACK_R_ADDR=0x80000
9CONFIG_DEFAULT_DEVICE_TREE="rk3288-rock2-square"
Tom Rini256aa742017-06-19 09:47:40 -0400[diff] [blame]10CONFIG_DEBUG_UART=y
Tom Rinib5bf5622017-08-25 17:50:27 -0400[diff] [blame]11# CONFIG_ANDROID_BOOT_IMAGE is not set
Simon Glass4458d3b2016-10-17 20:12:35 -0600[diff] [blame]12CONFIG_SILENT_CONSOLE=y
Simon Glass9fd2a022016-10-17 20:12:37 -0600[diff] [blame]13# CONFIG_DISPLAY_CPUINFO is not set
Mario Sixf7055442018-03-28 14:38:17 +0200[diff] [blame]14CONFIG_DISPLAY_BOARDINFO_LATE=y
Simon Glasse513abb2016-01-21 19:45:24 -0700[diff] [blame]15CONFIG_SPL_STACK_R=y
16CONFIG_SPL_STACK_R_MALLOC_SIMPLE_LEN=0x2000
Tom Rinib5bf5622017-08-25 17:50:27 -0400[diff] [blame]17CONFIG_FASTBOOT_FLASH=y
18CONFIG_FASTBOOT_FLASH_MMC_DEV=0
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]19CONFIG_CMD_GPIO=y
Patrick Delaunay73287092017-01-27 11:00:42 +0100[diff] [blame]20CONFIG_CMD_GPT=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]21CONFIG_CMD_I2C=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]22CONFIG_CMD_MMC=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]23CONFIG_CMD_SF=y
24CONFIG_CMD_SPI=y
Eddie Caib3501fe2017-12-15 08:17:13 +0800[diff] [blame]25CONFIG_CMD_USB=y
Simon Glasse513abb2016-01-21 19:45:24 -0700[diff] [blame]26# CONFIG_CMD_SETEXPR is not set
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]27CONFIG_CMD_CACHE=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]28CONFIG_CMD_TIME=y
Simon Glasse513abb2016-01-21 19:45:24 -0700[diff] [blame]29CONFIG_CMD_PMIC=y
30CONFIG_CMD_REGULATOR=y
Patrick Delaunayf7e07722017-01-27 11:00:37 +0100[diff] [blame]31# CONFIG_SPL_DOS_PARTITION is not set
Patrick Delaunay21d3bce2017-01-27 11:00:38 +0100[diff] [blame]32# CONFIG_SPL_ISO_PARTITION is not set
Patrick Delaunay8a4f2bd2017-01-27 11:00:41 +0100[diff] [blame]33# CONFIG_SPL_EFI_PARTITION is not set
Patrick Delaunay73287092017-01-27 11:00:42 +0100[diff] [blame]34CONFIG_SPL_PARTITION_UUIDS=y
Simon Glasse513abb2016-01-21 19:45:24 -0700[diff] [blame]35CONFIG_SPL_OF_CONTROL=y
36CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names clock-names interrupt-parent"
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]37CONFIG_ENV_IS_IN_MMC=y
Romain Perier18673202017-01-11 11:46:16 +0100[diff] [blame]38CONFIG_NET_RANDOM_ETHADDR=y
Simon Glasse513abb2016-01-21 19:45:24 -0700[diff] [blame]39CONFIG_REGMAP=y
40CONFIG_SPL_REGMAP=y
41CONFIG_SYSCON=y
42CONFIG_SPL_SYSCON=y
43# CONFIG_SPL_SIMPLE_BUS is not set
44CONFIG_CLK=y
45CONFIG_SPL_CLK=y
46CONFIG_ROCKCHIP_GPIO=y
47CONFIG_SYS_I2C_ROCKCHIP=y
Masahiro Yamada7942e912017-01-10 13:32:04 +0900[diff] [blame]48CONFIG_MMC_DW=y
Masahiro Yamadadc607f82017-01-10 13:32:03 +0900[diff] [blame]49CONFIG_MMC_DW_ROCKCHIP=y
Sjoerd Simons613848c2017-01-11 11:46:12 +0100[diff] [blame]50CONFIG_DM_ETH=y
Sjoerd Simons613848c2017-01-11 11:46:12 +0100[diff] [blame]51CONFIG_ETH_DESIGNWARE=y
52CONFIG_GMAC_ROCKCHIP=y
Simon Glasse513abb2016-01-21 19:45:24 -0700[diff] [blame]53CONFIG_PINCTRL=y
54CONFIG_SPL_PINCTRL=y
55# CONFIG_SPL_PINCTRL_FULL is not set
Philipp Tomsicha1dcf3c2017-04-19 16:46:37 +0200[diff] [blame]56CONFIG_PINCTRL_ROCKCHIP_RK3288=y
Simon Glasse513abb2016-01-21 19:45:24 -0700[diff] [blame]57CONFIG_DM_PMIC=y
58# CONFIG_SPL_PMIC_CHILDREN is not set
59CONFIG_PMIC_ACT8846=y
Simon Glasse513abb2016-01-21 19:45:24 -0700[diff] [blame]60CONFIG_REGULATOR_ACT8846=y
Simon Glassc08ebf62016-02-22 22:55:40 -0700[diff] [blame]61CONFIG_DM_REGULATOR_FIXED=y
Simon Glasse513abb2016-01-21 19:45:24 -0700[diff] [blame]62CONFIG_PWM_ROCKCHIP=y
63CONFIG_RAM=y
64CONFIG_SPL_RAM=y
Simon Glasse513abb2016-01-21 19:45:24 -0700[diff] [blame]65CONFIG_DEBUG_UART_BASE=0xff690000
66CONFIG_DEBUG_UART_CLOCK=24000000
67CONFIG_DEBUG_UART_SHIFT=2
68CONFIG_SYS_NS16550=y
Tom Riniafea41d2016-09-08 16:11:59 -0400[diff] [blame]69CONFIG_SYSRESET=y
Tom Rini504997e2017-08-25 17:50:26 -0400[diff] [blame]70CONFIG_USB=y
Tom Rini6c3798f2018-02-10 20:27:45 -0500[diff] [blame]71CONFIG_USB_DWC2=y
Adam Fordd4183d62018-01-02 10:39:52 -0600[diff] [blame]72CONFIG_ROCKCHIP_USB2_PHY=y
Tom Rini6c3798f2018-02-10 20:27:45 -0500[diff] [blame]73CONFIG_USB_STORAGE=y
Tom Rini504997e2017-08-25 17:50:26 -0400[diff] [blame]74CONFIG_USB_GADGET=y
Maxime Ripard7f78b9d2017-09-07 08:58:08 +0200[diff] [blame]75CONFIG_USB_GADGET_MANUFACTURER="Rockchip"
76CONFIG_USB_GADGET_VENDOR_NUM=0x2207
77CONFIG_USB_GADGET_PRODUCT_NUM=0x320a
Tom Rini504997e2017-08-25 17:50:26 -0400[diff] [blame]78CONFIG_USB_GADGET_DWC2_OTG=y
Lukasz Majewskie364e4b2018-01-29 19:25:54 +0100[diff] [blame]79CONFIG_USB_FUNCTION_MASS_STORAGE=y
Simon Glasse513abb2016-01-21 19:45:24 -0700[diff] [blame]80CONFIG_DM_VIDEO=y
Anatolij Gustschin4601eb42016-01-25 17:17:22 +0100[diff] [blame]81CONFIG_DISPLAY=y
Simon Glasse513abb2016-01-21 19:45:24 -0700[diff] [blame]82CONFIG_VIDEO_ROCKCHIP=y
eric.gao@rock-chips.com735ddea2017-04-17 22:24:23 +0800[diff] [blame]83CONFIG_DISPLAY_ROCKCHIP_HDMI=y
Simon Glassd76f29a2016-10-17 20:12:57 -0600[diff] [blame]84CONFIG_CONSOLE_SCROLL_LINES=10
Simon Glasse513abb2016-01-21 19:45:24 -0700[diff] [blame]85CONFIG_USE_TINY_PRINTF=y
86CONFIG_CMD_DHRYSTONE=y
87CONFIG_ERRNO_STR=y