Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
uboot
/
fff928ca15a50d9f6ef097c2283d390d622140ed
/
.
/
board
/
renesas
/
ebisu
/
Makefile
blob: 956ce8a90fae5525111e71ba3467e573c3963879 [
file
] [
log
] [
blame
]
#
# board/renesas/ebisu/Makefile
#
# Copyright (C) 2018 Renesas Electronics Corporation
#
# SPDX-License-Identifier: GPL-2.0+
#
ifdef CONFIG_SPL_BUILD
obj
-
y
:=
../
rcar
-
common
/
gen3
-
spl
.
o
else
obj
-
y
:=
../
rcar
-
common
/
common
.
o
endif