| // SPDX-License-Identifier: GPL-2.0+ |
| /* |
| * dts file for Xilinx ZynqMP zc1751-xm016-dc2 |
| * |
| * (C) Copyright 2015 - 2022, Xilinx, Inc. |
| * (C) Copyright 2022 - 2023, Advanced Micro Devices, Inc. |
| * |
| * Michal Simek <michal.simek@amd.com> |
| */ |
| |
| /dts-v1/; |
| |
| #include "zynqmp.dtsi" |
| #include "zynqmp-clk-ccf.dtsi" |
| #include <dt-bindings/gpio/gpio.h> |
| #include <dt-bindings/pinctrl/pinctrl-zynqmp.h> |
| |
| / { |
| model = "ZynqMP zc1751-xm016-dc2 RevA"; |
| compatible = "xlnx,zynqmp-zc1751", "xlnx,zynqmp"; |
| |
| aliases { |
| ethernet0 = &gem2; |
| i2c0 = &i2c0; |
| rtc0 = &rtc; |
| serial0 = &uart0; |
| serial1 = &uart1; |
| spi0 = &spi0; |
| spi1 = &spi1; |
| usb0 = &usb1; |
| }; |
| |
| chosen { |
| bootargs = "earlycon"; |
| stdout-path = "serial0:115200n8"; |
| }; |
| |
| memory@0 { |
| device_type = "memory"; |
| reg = <0x0 0x0 0x0 0x80000000>, <0x8 0x00000000 0x0 0x80000000>; |
| }; |
| }; |
| |
| &can0 { |
| status = "okay"; |
| pinctrl-names = "default"; |
| pinctrl-0 = <&pinctrl_can0_default>; |
| }; |
| |
| &can1 { |
| status = "okay"; |
| pinctrl-names = "default"; |
| pinctrl-0 = <&pinctrl_can1_default>; |
| }; |
| |
| &fpd_dma_chan1 { |
| status = "okay"; |
| }; |
| |
| &fpd_dma_chan2 { |
| status = "okay"; |
| }; |
| |
| &fpd_dma_chan3 { |
| status = "okay"; |
| }; |
| |
| &fpd_dma_chan4 { |
| status = "okay"; |
| }; |
| |
| &fpd_dma_chan5 { |
| status = "okay"; |
| }; |
| |
| &fpd_dma_chan6 { |
| status = "okay"; |
| }; |
| |
| &fpd_dma_chan7 { |
| status = "okay"; |
| }; |
| |
| &fpd_dma_chan8 { |
| status = "okay"; |
| }; |
| |
| &gem2 { |
| status = "okay"; |
| phy-handle = <&phy0>; |
| phy-mode = "rgmii-id"; |
| pinctrl-names = "default"; |
| pinctrl-0 = <&pinctrl_gem2_default>; |
| mdio: mdio { |
| #address-cells = <1>; |
| #size-cells = <0>; |
| phy0: ethernet-phy@5 { |
| reg = <5>; |
| ti,rx-internal-delay = <0x8>; |
| ti,tx-internal-delay = <0xa>; |
| ti,fifo-depth = <0x1>; |
| ti,dp83867-rxctrl-strap-quirk; |
| }; |
| }; |
| }; |
| |
| &gpio { |
| status = "okay"; |
| }; |
| |
| &i2c0 { |
| status = "okay"; |
| clock-frequency = <400000>; |
| pinctrl-names = "default", "gpio"; |
| pinctrl-0 = <&pinctrl_i2c0_default>; |
| pinctrl-1 = <&pinctrl_i2c0_gpio>; |
| scl-gpios = <&gpio 6 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>; |
| sda-gpios = <&gpio 7 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>; |
| |
| tca6416_u26: gpio@20 { |
| compatible = "ti,tca6416"; |
| reg = <0x20>; |
| gpio-controller; |
| #gpio-cells = <2>; |
| /* IRQ not connected */ |
| }; |
| |
| rtc@68 { |
| compatible = "dallas,ds1339"; |
| reg = <0x68>; |
| }; |
| }; |
| |
| &nand0 { |
| status = "okay"; |
| pinctrl-names = "default"; |
| pinctrl-0 = <&pinctrl_nand0_default>; |
| arasan,has-mdma; |
| |
| nand@0 { |
| reg = <0x0>; |
| #address-cells = <0x2>; |
| #size-cells = <0x1>; |
| nand-ecc-mode = "soft"; |
| nand-ecc-algo = "bch"; |
| nand-rb = <0>; |
| label = "main-storage-0"; |
| }; |
| nand@1 { |
| reg = <0x1>; |
| #address-cells = <0x2>; |
| #size-cells = <0x1>; |
| nand-ecc-mode = "soft"; |
| nand-ecc-algo = "bch"; |
| nand-rb = <0>; |
| label = "main-storage-1"; |
| }; |
| }; |
| |
| &pinctrl0 { |
| status = "okay"; |
| pinctrl_can0_default: can0-default { |
| mux { |
| function = "can0"; |
| groups = "can0_9_grp"; |
| }; |
| |
| conf { |
| groups = "can0_9_grp"; |
| slew-rate = <SLEW_RATE_SLOW>; |
| power-source = <IO_STANDARD_LVCMOS18>; |
| }; |
| |
| conf-rx { |
| pins = "MIO38"; |
| bias-high-impedance; |
| }; |
| |
| conf-tx { |
| pins = "MIO39"; |
| bias-disable; |
| }; |
| }; |
| |
| pinctrl_can1_default: can1-default { |
| mux { |
| function = "can1"; |
| groups = "can1_8_grp"; |
| }; |
| |
| conf { |
| groups = "can1_8_grp"; |
| slew-rate = <SLEW_RATE_SLOW>; |
| power-source = <IO_STANDARD_LVCMOS18>; |
| }; |
| |
| conf-rx { |
| pins = "MIO33"; |
| bias-high-impedance; |
| }; |
| |
| conf-tx { |
| pins = "MIO32"; |
| bias-disable; |
| }; |
| }; |
| |
| pinctrl_i2c0_default: i2c0-default { |
| mux { |
| groups = "i2c0_1_grp"; |
| function = "i2c0"; |
| }; |
| |
| conf { |
| groups = "i2c0_1_grp"; |
| bias-pull-up; |
| slew-rate = <SLEW_RATE_SLOW>; |
| power-source = <IO_STANDARD_LVCMOS18>; |
| }; |
| }; |
| |
| pinctrl_i2c0_gpio: i2c0-gpio { |
| mux { |
| groups = "gpio0_6_grp", "gpio0_7_grp"; |
| function = "gpio0"; |
| }; |
| |
| conf { |
| groups = "gpio0_6_grp", "gpio0_7_grp"; |
| slew-rate = <SLEW_RATE_SLOW>; |
| power-source = <IO_STANDARD_LVCMOS18>; |
| }; |
| }; |
| |
| pinctrl_uart0_default: uart0-default { |
| mux { |
| groups = "uart0_10_grp"; |
| function = "uart0"; |
| }; |
| |
| conf { |
| groups = "uart0_10_grp"; |
| slew-rate = <SLEW_RATE_SLOW>; |
| power-source = <IO_STANDARD_LVCMOS18>; |
| }; |
| |
| conf-rx { |
| pins = "MIO42"; |
| bias-high-impedance; |
| }; |
| |
| conf-tx { |
| pins = "MIO43"; |
| bias-disable; |
| }; |
| }; |
| |
| pinctrl_uart1_default: uart1-default { |
| mux { |
| groups = "uart1_10_grp"; |
| function = "uart1"; |
| }; |
| |
| conf { |
| groups = "uart1_10_grp"; |
| slew-rate = <SLEW_RATE_SLOW>; |
| power-source = <IO_STANDARD_LVCMOS18>; |
| }; |
| |
| conf-rx { |
| pins = "MIO41"; |
| bias-high-impedance; |
| }; |
| |
| conf-tx { |
| pins = "MIO40"; |
| bias-disable; |
| }; |
| }; |
| |
| pinctrl_usb1_default: usb1-default { |
| mux { |
| groups = "usb1_0_grp"; |
| function = "usb1"; |
| }; |
| |
| conf { |
| groups = "usb1_0_grp"; |
| power-source = <IO_STANDARD_LVCMOS18>; |
| }; |
| |
| conf-rx { |
| pins = "MIO64", "MIO65", "MIO67"; |
| bias-high-impedance; |
| drive-strength = <12>; |
| slew-rate = <SLEW_RATE_FAST>; |
| }; |
| |
| conf-tx { |
| pins = "MIO66", "MIO68", "MIO69", "MIO70", "MIO71", |
| "MIO72", "MIO73", "MIO74", "MIO75"; |
| bias-disable; |
| drive-strength = <4>; |
| slew-rate = <SLEW_RATE_SLOW>; |
| }; |
| }; |
| |
| pinctrl_gem2_default: gem2-default { |
| mux { |
| function = "ethernet2"; |
| groups = "ethernet2_0_grp"; |
| }; |
| |
| conf { |
| groups = "ethernet2_0_grp"; |
| slew-rate = <SLEW_RATE_SLOW>; |
| power-source = <IO_STANDARD_LVCMOS18>; |
| }; |
| |
| conf-rx { |
| pins = "MIO58", "MIO59", "MIO60", "MIO61", "MIO62", |
| "MIO63"; |
| bias-high-impedance; |
| low-power-disable; |
| }; |
| |
| conf-tx { |
| pins = "MIO52", "MIO53", "MIO54", "MIO55", "MIO56", |
| "MIO57"; |
| bias-disable; |
| low-power-enable; |
| }; |
| |
| mux-mdio { |
| function = "mdio2"; |
| groups = "mdio2_0_grp"; |
| }; |
| |
| conf-mdio { |
| groups = "mdio2_0_grp"; |
| slew-rate = <SLEW_RATE_SLOW>; |
| power-source = <IO_STANDARD_LVCMOS18>; |
| bias-disable; |
| }; |
| }; |
| |
| pinctrl_nand0_default: nand0-default { |
| mux { |
| groups = "nand0_0_grp"; |
| function = "nand0"; |
| }; |
| |
| conf { |
| groups = "nand0_0_grp"; |
| bias-pull-up; |
| }; |
| |
| mux-ce { |
| groups = "nand0_ce_0_grp"; |
| function = "nand0_ce"; |
| }; |
| |
| conf-ce { |
| groups = "nand0_ce_0_grp"; |
| bias-pull-up; |
| }; |
| |
| mux-rb { |
| groups = "nand0_rb_0_grp"; |
| function = "nand0_rb"; |
| }; |
| |
| conf-rb { |
| groups = "nand0_rb_0_grp"; |
| bias-pull-up; |
| }; |
| |
| mux-dqs { |
| groups = "nand0_dqs_0_grp"; |
| function = "nand0_dqs"; |
| }; |
| |
| conf-dqs { |
| groups = "nand0_dqs_0_grp"; |
| bias-pull-up; |
| }; |
| }; |
| |
| pinctrl_spi0_default: spi0-default { |
| mux { |
| groups = "spi0_0_grp"; |
| function = "spi0"; |
| }; |
| |
| conf { |
| groups = "spi0_0_grp"; |
| bias-disable; |
| slew-rate = <SLEW_RATE_SLOW>; |
| power-source = <IO_STANDARD_LVCMOS18>; |
| }; |
| |
| mux-cs { |
| groups = "spi0_ss_0_grp", "spi0_ss_1_grp", |
| "spi0_ss_2_grp"; |
| function = "spi0_ss"; |
| }; |
| |
| conf-cs { |
| groups = "spi0_ss_0_grp", "spi0_ss_1_grp", |
| "spi0_ss_2_grp"; |
| bias-disable; |
| }; |
| }; |
| |
| pinctrl_spi1_default: spi1-default { |
| mux { |
| groups = "spi1_3_grp"; |
| function = "spi1"; |
| }; |
| |
| conf { |
| groups = "spi1_3_grp"; |
| bias-disable; |
| slew-rate = <SLEW_RATE_SLOW>; |
| power-source = <IO_STANDARD_LVCMOS18>; |
| }; |
| |
| mux-cs { |
| groups = "spi1_ss_9_grp", "spi1_ss_10_grp", |
| "spi1_ss_11_grp"; |
| function = "spi1_ss"; |
| }; |
| |
| conf-cs { |
| groups = "spi1_ss_9_grp", "spi1_ss_10_grp", |
| "spi1_ss_11_grp"; |
| bias-disable; |
| }; |
| }; |
| }; |
| |
| &rtc { |
| status = "okay"; |
| }; |
| |
| &spi0 { |
| status = "okay"; |
| num-cs = <1>; |
| pinctrl-names = "default"; |
| pinctrl-0 = <&pinctrl_spi0_default>; |
| |
| spi0_flash0: flash@0 { |
| #address-cells = <1>; |
| #size-cells = <1>; |
| compatible = "sst,sst25wf080", "jedec,spi-nor"; |
| spi-max-frequency = <50000000>; |
| reg = <0>; |
| |
| partition@0 { |
| label = "spi0-data"; |
| reg = <0x0 0x100000>; |
| }; |
| }; |
| }; |
| |
| &spi1 { |
| status = "okay"; |
| num-cs = <1>; |
| pinctrl-names = "default"; |
| pinctrl-0 = <&pinctrl_spi1_default>; |
| |
| spi1_flash0: flash@0 { |
| #address-cells = <1>; |
| #size-cells = <1>; |
| compatible = "atmel,at45db041e", "atmel,at45", "atmel,dataflash"; |
| spi-max-frequency = <20000000>; |
| reg = <0>; |
| |
| partition@0 { |
| label = "spi1-data"; |
| reg = <0x0 0x84000>; |
| }; |
| }; |
| }; |
| |
| /* ULPI SMSC USB3320 */ |
| &usb1 { |
| status = "okay"; |
| pinctrl-names = "default"; |
| pinctrl-0 = <&pinctrl_usb1_default>; |
| }; |
| |
| &dwc3_1 { |
| status = "okay"; |
| dr_mode = "host"; |
| }; |
| |
| &uart0 { |
| status = "okay"; |
| pinctrl-names = "default"; |
| pinctrl-0 = <&pinctrl_uart0_default>; |
| }; |
| |
| &uart1 { |
| status = "okay"; |
| pinctrl-names = "default"; |
| pinctrl-0 = <&pinctrl_uart1_default>; |
| }; |