Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
uboot
/
e8e92b805b57396f261d1741dbbf713b75eea0f4
/
.
/
board
/
freescale
/
t4rdb
/
t4_rcw.cfg
blob: 282fea482435d76e876f1a89964c2a950459371a [
file
] [
log
] [
blame
]
#PBL preamble and RCW header
aa55aa55
010e0100
#serdes protocol 27_55_1_9
16070019
18101916
00000000
00000000
6c6e0848
00448c00
ec020000 f5000000
00000000
ee0000ee
00000000
000307fc
00000000
00000000
00000000
00000028