arch/arm/cpu/armv7/exynos/pinmux.c - filogic/uboot - Gitiles

 /*
  * Copyright (c) 2012 Samsung Electronics.
  * Abhilash Kesavan <a.kesavan@samsung.com>
  *
  * SPDX-License-Identifier:	GPL-2.0+
  */

 #include <common.h>
 #include <fdtdec.h>
 #include <asm/arch/gpio.h>
 #include <asm/arch/pinmux.h>
 #include <asm/arch/sromc.h>

 static void exynos5_uart_config(int peripheral)
 {
 	struct exynos5_gpio_part1 *gpio1 =
 		(struct exynos5_gpio_part1 *) samsung_get_base_gpio_part1();
 	struct s5p_gpio_bank *bank;
 	int i, start, count;

 	switch (peripheral) {
 	case PERIPH_ID_UART0:
 		bank = &gpio1->a0;
 		start = 0;
 		count = 4;
 		break;
 	case PERIPH_ID_UART1:
 		bank = &gpio1->d0;
 		start = 0;
 		count = 4;
 		break;
 	case PERIPH_ID_UART2:
 		bank = &gpio1->a1;
 		start = 0;
 		count = 4;
 		break;
 	case PERIPH_ID_UART3:
 		bank = &gpio1->a1;
 		start = 4;
 		count = 2;
 		break;
 	}
 	for (i = start; i < start + count; i++) {
 		s5p_gpio_set_pull(bank, i, GPIO_PULL_NONE);
 		s5p_gpio_cfg_pin(bank, i, GPIO_FUNC(0x2));
 	}
 }

 static int exynos5_mmc_config(int peripheral, int flags)
 {
 	struct exynos5_gpio_part1 *gpio1 =
 		(struct exynos5_gpio_part1 *) samsung_get_base_gpio_part1();
 	struct s5p_gpio_bank *bank, *bank_ext;
 	int i, start = 0, gpio_func = 0;

 	switch (peripheral) {
 	case PERIPH_ID_SDMMC0:
 		bank = &gpio1->c0;
 		bank_ext = &gpio1->c1;
 		start = 0;
 		gpio_func = GPIO_FUNC(0x2);
 		break;
 	case PERIPH_ID_SDMMC1:
 		bank = &gpio1->c2;
 		bank_ext = NULL;
 		break;
 	case PERIPH_ID_SDMMC2:
 		bank = &gpio1->c3;
 		bank_ext = &gpio1->c4;
 		start = 3;
 		gpio_func = GPIO_FUNC(0x3);
 		break;
 	case PERIPH_ID_SDMMC3:
 		bank = &gpio1->c4;
 		bank_ext = NULL;
 		break;
 	}
 	if ((flags & PINMUX_FLAG_8BIT_MODE) && !bank_ext) {
 		debug("SDMMC device %d does not support 8bit mode",
 				peripheral);
 		return -1;
 	}
 	if (flags & PINMUX_FLAG_8BIT_MODE) {
 		for (i = start; i <= (start + 3); i++) {
 			s5p_gpio_cfg_pin(bank_ext, i, gpio_func);
 			s5p_gpio_set_pull(bank_ext, i, GPIO_PULL_UP);
 			s5p_gpio_set_drv(bank_ext, i, GPIO_DRV_4X);
 		}
 	}
 	for (i = 0; i < 2; i++) {
 		s5p_gpio_cfg_pin(bank, i, GPIO_FUNC(0x2));
 		s5p_gpio_set_pull(bank, i, GPIO_PULL_NONE);
 		s5p_gpio_set_drv(bank, i, GPIO_DRV_4X);
 	}
 	for (i = 3; i <= 6; i++) {
 		s5p_gpio_cfg_pin(bank, i, GPIO_FUNC(0x2));
 		s5p_gpio_set_pull(bank, i, GPIO_PULL_UP);
 		s5p_gpio_set_drv(bank, i, GPIO_DRV_4X);
 	}

 	return 0;
 }

 static void exynos5_sromc_config(int flags)
 {
 	struct exynos5_gpio_part1 *gpio1 =
 		(struct exynos5_gpio_part1 *) samsung_get_base_gpio_part1();
 	int i;

 	/*
 	 * SROM:CS1 and EBI
 	 *
 	 * GPY0[0]	SROM_CSn[0]
 	 * GPY0[1]	SROM_CSn[1](2)
 	 * GPY0[2]	SROM_CSn[2]
 	 * GPY0[3]	SROM_CSn[3]
 	 * GPY0[4]	EBI_OEn(2)
 	 * GPY0[5]	EBI_EEn(2)
 	 *
 	 * GPY1[0]	EBI_BEn[0](2)
 	 * GPY1[1]	EBI_BEn[1](2)
 	 * GPY1[2]	SROM_WAIT(2)
 	 * GPY1[3]	EBI_DATA_RDn(2)
 	 */
 	s5p_gpio_cfg_pin(&gpio1->y0, (flags & PINMUX_FLAG_BANK),
 				GPIO_FUNC(2));
 	s5p_gpio_cfg_pin(&gpio1->y0, 4, GPIO_FUNC(2));
 	s5p_gpio_cfg_pin(&gpio1->y0, 5, GPIO_FUNC(2));

 	for (i = 0; i < 4; i++)
 		s5p_gpio_cfg_pin(&gpio1->y1, i, GPIO_FUNC(2));

 	/*
 	 * EBI: 8 Addrss Lines
 	 *
 	 * GPY3[0]	EBI_ADDR[0](2)
 	 * GPY3[1]	EBI_ADDR[1](2)
 	 * GPY3[2]	EBI_ADDR[2](2)
 	 * GPY3[3]	EBI_ADDR[3](2)
 	 * GPY3[4]	EBI_ADDR[4](2)
 	 * GPY3[5]	EBI_ADDR[5](2)
 	 * GPY3[6]	EBI_ADDR[6](2)
 	 * GPY3[7]	EBI_ADDR[7](2)
 	 *
 	 * EBI: 16 Data Lines
 	 *
 	 * GPY5[0]	EBI_DATA[0](2)
 	 * GPY5[1]	EBI_DATA[1](2)
 	 * GPY5[2]	EBI_DATA[2](2)
 	 * GPY5[3]	EBI_DATA[3](2)
 	 * GPY5[4]	EBI_DATA[4](2)
 	 * GPY5[5]	EBI_DATA[5](2)
 	 * GPY5[6]	EBI_DATA[6](2)
 	 * GPY5[7]	EBI_DATA[7](2)
 	 *
 	 * GPY6[0]	EBI_DATA[8](2)
 	 * GPY6[1]	EBI_DATA[9](2)
 	 * GPY6[2]	EBI_DATA[10](2)
 	 * GPY6[3]	EBI_DATA[11](2)
 	 * GPY6[4]	EBI_DATA[12](2)
 	 * GPY6[5]	EBI_DATA[13](2)
 	 * GPY6[6]	EBI_DATA[14](2)
 	 * GPY6[7]	EBI_DATA[15](2)
 	 */
 	for (i = 0; i < 8; i++) {
 		s5p_gpio_cfg_pin(&gpio1->y3, i, GPIO_FUNC(2));
 		s5p_gpio_set_pull(&gpio1->y3, i, GPIO_PULL_UP);

 		s5p_gpio_cfg_pin(&gpio1->y5, i, GPIO_FUNC(2));
 		s5p_gpio_set_pull(&gpio1->y5, i, GPIO_PULL_UP);

 		s5p_gpio_cfg_pin(&gpio1->y6, i, GPIO_FUNC(2));
 		s5p_gpio_set_pull(&gpio1->y6, i, GPIO_PULL_UP);
 	}
 }

 static void exynos5_i2c_config(int peripheral, int flags)
 {

 	struct exynos5_gpio_part1 *gpio1 =
 		(struct exynos5_gpio_part1 *) samsung_get_base_gpio_part1();

 	switch (peripheral) {
 	case PERIPH_ID_I2C0:
 		s5p_gpio_cfg_pin(&gpio1->b3, 0, GPIO_FUNC(0x2));
 		s5p_gpio_cfg_pin(&gpio1->b3, 1, GPIO_FUNC(0x2));
 		break;
 	case PERIPH_ID_I2C1:
 		s5p_gpio_cfg_pin(&gpio1->b3, 2, GPIO_FUNC(0x2));
 		s5p_gpio_cfg_pin(&gpio1->b3, 3, GPIO_FUNC(0x2));
 		break;
 	case PERIPH_ID_I2C2:
 		s5p_gpio_cfg_pin(&gpio1->a0, 6, GPIO_FUNC(0x3));
 		s5p_gpio_cfg_pin(&gpio1->a0, 7, GPIO_FUNC(0x3));
 		break;
 	case PERIPH_ID_I2C3:
 		s5p_gpio_cfg_pin(&gpio1->a1, 2, GPIO_FUNC(0x3));
 		s5p_gpio_cfg_pin(&gpio1->a1, 3, GPIO_FUNC(0x3));
 		break;
 	case PERIPH_ID_I2C4:
 		s5p_gpio_cfg_pin(&gpio1->a2, 0, GPIO_FUNC(0x3));
 		s5p_gpio_cfg_pin(&gpio1->a2, 1, GPIO_FUNC(0x3));
 		break;
 	case PERIPH_ID_I2C5:
 		s5p_gpio_cfg_pin(&gpio1->a2, 2, GPIO_FUNC(0x3));
 		s5p_gpio_cfg_pin(&gpio1->a2, 3, GPIO_FUNC(0x3));
 		break;
 	case PERIPH_ID_I2C6:
 		s5p_gpio_cfg_pin(&gpio1->b1, 3, GPIO_FUNC(0x4));
 		s5p_gpio_cfg_pin(&gpio1->b1, 4, GPIO_FUNC(0x4));
 		break;
 	case PERIPH_ID_I2C7:
 		s5p_gpio_cfg_pin(&gpio1->b2, 2, GPIO_FUNC(0x3));
 		s5p_gpio_cfg_pin(&gpio1->b2, 3, GPIO_FUNC(0x3));
 		break;
 	}
 }

 static void exynos5_i2s_config(int peripheral)
 {
 	int i;
 	struct exynos5_gpio_part1 *gpio1 =
 		(struct exynos5_gpio_part1 *) samsung_get_base_gpio_part1();

 	for (i = 0; i < 5; i++)
 		s5p_gpio_cfg_pin(&gpio1->b0, i, GPIO_FUNC(0x02));
 }

 void exynos5_spi_config(int peripheral)
 {
 	int cfg = 0, pin = 0, i;
 	struct s5p_gpio_bank *bank = NULL;
 	struct exynos5_gpio_part1 *gpio1 =
 		(struct exynos5_gpio_part1 *) samsung_get_base_gpio_part1();
 	struct exynos5_gpio_part2 *gpio2 =
 		(struct exynos5_gpio_part2 *) samsung_get_base_gpio_part2();

 	switch (peripheral) {
 	case PERIPH_ID_SPI0:
 		bank = &gpio1->a2;
 		cfg = GPIO_FUNC(0x2);
 		pin = 0;
 		break;
 	case PERIPH_ID_SPI1:
 		bank = &gpio1->a2;
 		cfg = GPIO_FUNC(0x2);
 		pin = 4;
 		break;
 	case PERIPH_ID_SPI2:
 		bank = &gpio1->b1;
 		cfg = GPIO_FUNC(0x5);
 		pin = 1;
 		break;
 	case PERIPH_ID_SPI3:
 		bank = &gpio2->f1;
 		cfg = GPIO_FUNC(0x2);
 		pin = 0;
 		break;
 	case PERIPH_ID_SPI4:
 		for (i = 0; i < 2; i++) {
 			s5p_gpio_cfg_pin(&gpio2->f0, i + 2, GPIO_FUNC(0x4));
 			s5p_gpio_cfg_pin(&gpio2->e0, i + 4, GPIO_FUNC(0x4));
 		}
 		break;
 	}
 	if (peripheral != PERIPH_ID_SPI4) {
 		for (i = pin; i < pin + 4; i++)
 			s5p_gpio_cfg_pin(bank, i, cfg);
 	}
 }

 static int exynos5_pinmux_config(int peripheral, int flags)
 {
 	switch (peripheral) {
 	case PERIPH_ID_UART0:
 	case PERIPH_ID_UART1:
 	case PERIPH_ID_UART2:
 	case PERIPH_ID_UART3:
 		exynos5_uart_config(peripheral);
 		break;
 	case PERIPH_ID_SDMMC0:
 	case PERIPH_ID_SDMMC1:
 	case PERIPH_ID_SDMMC2:
 	case PERIPH_ID_SDMMC3:
 		return exynos5_mmc_config(peripheral, flags);
 	case PERIPH_ID_SROMC:
 		exynos5_sromc_config(flags);
 		break;
 	case PERIPH_ID_I2C0:
 	case PERIPH_ID_I2C1:
 	case PERIPH_ID_I2C2:
 	case PERIPH_ID_I2C3:
 	case PERIPH_ID_I2C4:
 	case PERIPH_ID_I2C5:
 	case PERIPH_ID_I2C6:
 	case PERIPH_ID_I2C7:
 		exynos5_i2c_config(peripheral, flags);
 		break;
 	case PERIPH_ID_I2S1:
 		exynos5_i2s_config(peripheral);
 		break;
 	case PERIPH_ID_SPI0:
 	case PERIPH_ID_SPI1:
 	case PERIPH_ID_SPI2:
 	case PERIPH_ID_SPI3:
 	case PERIPH_ID_SPI4:
 		exynos5_spi_config(peripheral);
 		break;
 	default:
 		debug("%s: invalid peripheral %d", __func__, peripheral);
 		return -1;
 	}

 	return 0;
 }

 static void exynos4_i2c_config(int peripheral, int flags)
 {
 	struct exynos4_gpio_part1 *gpio1 =
 		(struct exynos4_gpio_part1 *) samsung_get_base_gpio_part1();

 	switch (peripheral) {
 	case PERIPH_ID_I2C0:
 		s5p_gpio_cfg_pin(&gpio1->d1, 0, GPIO_FUNC(0x2));
 		s5p_gpio_cfg_pin(&gpio1->d1, 1, GPIO_FUNC(0x2));
 		break;
 	case PERIPH_ID_I2C1:
 		s5p_gpio_cfg_pin(&gpio1->d1, 2, GPIO_FUNC(0x2));
 		s5p_gpio_cfg_pin(&gpio1->d1, 3, GPIO_FUNC(0x2));
 		break;
 	case PERIPH_ID_I2C2:
 		s5p_gpio_cfg_pin(&gpio1->a0, 6, GPIO_FUNC(0x3));
 		s5p_gpio_cfg_pin(&gpio1->a0, 7, GPIO_FUNC(0x3));
 		break;
 	case PERIPH_ID_I2C3:
 		s5p_gpio_cfg_pin(&gpio1->a1, 2, GPIO_FUNC(0x3));
 		s5p_gpio_cfg_pin(&gpio1->a1, 3, GPIO_FUNC(0x3));
 		break;
 	case PERIPH_ID_I2C4:
 		s5p_gpio_cfg_pin(&gpio1->b, 2, GPIO_FUNC(0x3));
 		s5p_gpio_cfg_pin(&gpio1->b, 3, GPIO_FUNC(0x3));
 		break;
 	case PERIPH_ID_I2C5:
 		s5p_gpio_cfg_pin(&gpio1->b, 6, GPIO_FUNC(0x3));
 		s5p_gpio_cfg_pin(&gpio1->b, 7, GPIO_FUNC(0x3));
 		break;
 	case PERIPH_ID_I2C6:
 		s5p_gpio_cfg_pin(&gpio1->c1, 3, GPIO_FUNC(0x4));
 		s5p_gpio_cfg_pin(&gpio1->c1, 4, GPIO_FUNC(0x4));
 		break;
 	case PERIPH_ID_I2C7:
 		s5p_gpio_cfg_pin(&gpio1->d0, 2, GPIO_FUNC(0x3));
 		s5p_gpio_cfg_pin(&gpio1->d0, 3, GPIO_FUNC(0x3));
 		break;
 	}
 }

 static int exynos4_mmc_config(int peripheral, int flags)
 {
 	struct exynos4_gpio_part2 *gpio2 =
 		(struct exynos4_gpio_part2 *)samsung_get_base_gpio_part2();
 	struct s5p_gpio_bank *bank, *bank_ext;
 	int i;

 	switch (peripheral) {
 	case PERIPH_ID_SDMMC0:
 		bank = &gpio2->k0;
 		bank_ext = &gpio2->k1;
 		break;
 	case PERIPH_ID_SDMMC2:
 		bank = &gpio2->k2;
 		bank_ext = &gpio2->k3;
 		break;
 	default:
 		return -1;
 	}
 	for (i = 0; i < 7; i++) {
 		if (i == 2)
 			continue;
 		s5p_gpio_cfg_pin(bank, i,  GPIO_FUNC(0x2));
 		s5p_gpio_set_pull(bank, i, GPIO_PULL_NONE);
 		s5p_gpio_set_drv(bank, i, GPIO_DRV_4X);
 	}
 	if (flags & PINMUX_FLAG_8BIT_MODE) {
 		for (i = 3; i < 7; i++) {
 			s5p_gpio_cfg_pin(bank_ext, i,  GPIO_FUNC(0x3));
 			s5p_gpio_set_pull(bank_ext, i, GPIO_PULL_NONE);
 			s5p_gpio_set_drv(bank_ext, i, GPIO_DRV_4X);
 		}
 	}

 	return 0;
 }

 static void exynos4_uart_config(int peripheral)
 {
 	struct exynos4_gpio_part1 *gpio1 =
 		(struct exynos4_gpio_part1 *)samsung_get_base_gpio_part1();
 	struct s5p_gpio_bank *bank;
 	int i, start, count;

 	switch (peripheral) {
 	case PERIPH_ID_UART0:
 		bank = &gpio1->a0;
 		start = 0;
 		count = 4;
 		break;
 	case PERIPH_ID_UART1:
 		bank = &gpio1->a0;
 		start = 4;
 		count = 4;
 		break;
 	case PERIPH_ID_UART2:
 		bank = &gpio1->a1;
 		start = 0;
 		count = 4;
 		break;
 	case PERIPH_ID_UART3:
 		bank = &gpio1->a1;
 		start = 4;
 		count = 2;
 		break;
 	}
 	for (i = start; i < start + count; i++) {
 		s5p_gpio_set_pull(bank, i, GPIO_PULL_NONE);
 		s5p_gpio_cfg_pin(bank, i, GPIO_FUNC(0x2));
 	}
 }
 static int exynos4_pinmux_config(int peripheral, int flags)
 {
 	switch (peripheral) {
 	case PERIPH_ID_UART0:
 	case PERIPH_ID_UART1:
 	case PERIPH_ID_UART2:
 	case PERIPH_ID_UART3:
 		exynos4_uart_config(peripheral);
 		break;
 	case PERIPH_ID_I2C0:
 	case PERIPH_ID_I2C1:
 	case PERIPH_ID_I2C2:
 	case PERIPH_ID_I2C3:
 	case PERIPH_ID_I2C4:
 	case PERIPH_ID_I2C5:
 	case PERIPH_ID_I2C6:
 	case PERIPH_ID_I2C7:
 		exynos4_i2c_config(peripheral, flags);
 		break;
 	case PERIPH_ID_SDMMC0:
 	case PERIPH_ID_SDMMC2:
 		return exynos4_mmc_config(peripheral, flags);
 	case PERIPH_ID_SDMMC1:
 	case PERIPH_ID_SDMMC3:
 	case PERIPH_ID_SDMMC4:
 		printf("SDMMC device %d not implemented\n", peripheral);
 		return -1;
 	default:
 		debug("%s: invalid peripheral %d", __func__, peripheral);
 		return -1;
 	}

 	return 0;
 }

 int exynos_pinmux_config(int peripheral, int flags)
 {
 	if (cpu_is_exynos5())
 		return exynos5_pinmux_config(peripheral, flags);
 	else if (cpu_is_exynos4())
 		return exynos4_pinmux_config(peripheral, flags);
 	else {
 		debug("pinmux functionality not supported\n");
 		return -1;
 	}
 }

 #ifdef CONFIG_OF_CONTROL
 static int exynos5_pinmux_decode_periph_id(const void *blob, int node)
 {
 	int err;
 	u32 cell[3];

 	err = fdtdec_get_int_array(blob, node, "interrupts", cell,
 					ARRAY_SIZE(cell));
 	if (err)
 		return PERIPH_ID_NONE;

 	/* check for invalid peripheral id */
 	if ((PERIPH_ID_SDMMC4 > cell[1]) || (cell[1] < PERIPH_ID_UART0))
 		return cell[1];

 	debug(" invalid peripheral id\n");
 	return PERIPH_ID_NONE;
 }

 int pinmux_decode_periph_id(const void *blob, int node)
 {
 	if (cpu_is_exynos5())
 		return  exynos5_pinmux_decode_periph_id(blob, node);
 	else
 		return PERIPH_ID_NONE;
 }
 #endif
	/*
	* Copyright (c) 2012 Samsung Electronics.
	* Abhilash Kesavan <a.kesavan@samsung.com>
	*
	* SPDX-License-Identifier: GPL-2.0+
	*/

	#include <common.h>
	#include <fdtdec.h>
	#include <asm/arch/gpio.h>
	#include <asm/arch/pinmux.h>
	#include <asm/arch/sromc.h>

	static void exynos5_uart_config(int peripheral)
	{
	struct exynos5_gpio_part1 *gpio1 =
	(struct exynos5_gpio_part1 *) samsung_get_base_gpio_part1();
	struct s5p_gpio_bank *bank;
	int i, start, count;

	switch (peripheral) {
	case PERIPH_ID_UART0:
	bank = &gpio1->a0;
	start = 0;
	count = 4;
	break;
	case PERIPH_ID_UART1:
	bank = &gpio1->d0;
	start = 0;
	count = 4;
	break;
	case PERIPH_ID_UART2:
	bank = &gpio1->a1;
	start = 0;
	count = 4;
	break;
	case PERIPH_ID_UART3:
	bank = &gpio1->a1;
	start = 4;
	count = 2;
	break;
	}
	for (i = start; i < start + count; i++) {
	s5p_gpio_set_pull(bank, i, GPIO_PULL_NONE);
	s5p_gpio_cfg_pin(bank, i, GPIO_FUNC(0x2));
	}
	}

	static int exynos5_mmc_config(int peripheral, int flags)
	{
	struct exynos5_gpio_part1 *gpio1 =
	(struct exynos5_gpio_part1 *) samsung_get_base_gpio_part1();
	struct s5p_gpio_bank bank, bank_ext;
	int i, start = 0, gpio_func = 0;

	switch (peripheral) {
	case PERIPH_ID_SDMMC0:
	bank = &gpio1->c0;
	bank_ext = &gpio1->c1;
	start = 0;
	gpio_func = GPIO_FUNC(0x2);
	break;
	case PERIPH_ID_SDMMC1:
	bank = &gpio1->c2;
	bank_ext = NULL;
	break;
	case PERIPH_ID_SDMMC2:
	bank = &gpio1->c3;
	bank_ext = &gpio1->c4;
	start = 3;
	gpio_func = GPIO_FUNC(0x3);
	break;
	case PERIPH_ID_SDMMC3:
	bank = &gpio1->c4;
	bank_ext = NULL;
	break;
	}
	if ((flags & PINMUX_FLAG_8BIT_MODE) && !bank_ext) {
	debug("SDMMC device %d does not support 8bit mode",
	peripheral);
	return -1;
	}
	if (flags & PINMUX_FLAG_8BIT_MODE) {
	for (i = start; i <= (start + 3); i++) {
	s5p_gpio_cfg_pin(bank_ext, i, gpio_func);
	s5p_gpio_set_pull(bank_ext, i, GPIO_PULL_UP);
	s5p_gpio_set_drv(bank_ext, i, GPIO_DRV_4X);
	}
	}
	for (i = 0; i < 2; i++) {
	s5p_gpio_cfg_pin(bank, i, GPIO_FUNC(0x2));
	s5p_gpio_set_pull(bank, i, GPIO_PULL_NONE);
	s5p_gpio_set_drv(bank, i, GPIO_DRV_4X);
	}
	for (i = 3; i <= 6; i++) {
	s5p_gpio_cfg_pin(bank, i, GPIO_FUNC(0x2));
	s5p_gpio_set_pull(bank, i, GPIO_PULL_UP);
	s5p_gpio_set_drv(bank, i, GPIO_DRV_4X);
	}

	return 0;
	}

	static void exynos5_sromc_config(int flags)
	{
	struct exynos5_gpio_part1 *gpio1 =
	(struct exynos5_gpio_part1 *) samsung_get_base_gpio_part1();
	int i;

	/*
	* SROM:CS1 and EBI
	*
	* GPY0[0] SROM_CSn[0]
	* GPY0[1] SROM_CSn[1](2)
	* GPY0[2] SROM_CSn[2]
	* GPY0[3] SROM_CSn[3]
	* GPY0[4] EBI_OEn(2)
	* GPY0[5] EBI_EEn(2)
	*
	* GPY1[0] EBI_BEn[0](2)
	* GPY1[1] EBI_BEn[1](2)
	* GPY1[2] SROM_WAIT(2)
	* GPY1[3] EBI_DATA_RDn(2)
	*/
	s5p_gpio_cfg_pin(&gpio1->y0, (flags & PINMUX_FLAG_BANK),
	GPIO_FUNC(2));
	s5p_gpio_cfg_pin(&gpio1->y0, 4, GPIO_FUNC(2));
	s5p_gpio_cfg_pin(&gpio1->y0, 5, GPIO_FUNC(2));

	for (i = 0; i < 4; i++)
	s5p_gpio_cfg_pin(&gpio1->y1, i, GPIO_FUNC(2));

	/*
	* EBI: 8 Addrss Lines
	*
	* GPY3[0] EBI_ADDR[0](2)
	* GPY3[1] EBI_ADDR[1](2)
	* GPY3[2] EBI_ADDR[2](2)
	* GPY3[3] EBI_ADDR[3](2)
	* GPY3[4] EBI_ADDR[4](2)
	* GPY3[5] EBI_ADDR[5](2)
	* GPY3[6] EBI_ADDR[6](2)
	* GPY3[7] EBI_ADDR[7](2)
	*
	* EBI: 16 Data Lines
	*
	* GPY5[0] EBI_DATA[0](2)
	* GPY5[1] EBI_DATA[1](2)
	* GPY5[2] EBI_DATA[2](2)
	* GPY5[3] EBI_DATA[3](2)
	* GPY5[4] EBI_DATA[4](2)
	* GPY5[5] EBI_DATA[5](2)
	* GPY5[6] EBI_DATA[6](2)
	* GPY5[7] EBI_DATA[7](2)
	*
	* GPY6[0] EBI_DATA[8](2)
	* GPY6[1] EBI_DATA[9](2)
	* GPY6[2] EBI_DATA[10](2)
	* GPY6[3] EBI_DATA[11](2)
	* GPY6[4] EBI_DATA[12](2)
	* GPY6[5] EBI_DATA[13](2)
	* GPY6[6] EBI_DATA[14](2)
	* GPY6[7] EBI_DATA[15](2)
	*/
	for (i = 0; i < 8; i++) {
	s5p_gpio_cfg_pin(&gpio1->y3, i, GPIO_FUNC(2));
	s5p_gpio_set_pull(&gpio1->y3, i, GPIO_PULL_UP);

	s5p_gpio_cfg_pin(&gpio1->y5, i, GPIO_FUNC(2));
	s5p_gpio_set_pull(&gpio1->y5, i, GPIO_PULL_UP);

	s5p_gpio_cfg_pin(&gpio1->y6, i, GPIO_FUNC(2));
	s5p_gpio_set_pull(&gpio1->y6, i, GPIO_PULL_UP);
	}
	}

	static void exynos5_i2c_config(int peripheral, int flags)
	{

	struct exynos5_gpio_part1 *gpio1 =
	(struct exynos5_gpio_part1 *) samsung_get_base_gpio_part1();

	switch (peripheral) {
	case PERIPH_ID_I2C0:
	s5p_gpio_cfg_pin(&gpio1->b3, 0, GPIO_FUNC(0x2));
	s5p_gpio_cfg_pin(&gpio1->b3, 1, GPIO_FUNC(0x2));
	break;
	case PERIPH_ID_I2C1:
	s5p_gpio_cfg_pin(&gpio1->b3, 2, GPIO_FUNC(0x2));
	s5p_gpio_cfg_pin(&gpio1->b3, 3, GPIO_FUNC(0x2));
	break;
	case PERIPH_ID_I2C2:
	s5p_gpio_cfg_pin(&gpio1->a0, 6, GPIO_FUNC(0x3));
	s5p_gpio_cfg_pin(&gpio1->a0, 7, GPIO_FUNC(0x3));
	break;
	case PERIPH_ID_I2C3:
	s5p_gpio_cfg_pin(&gpio1->a1, 2, GPIO_FUNC(0x3));
	s5p_gpio_cfg_pin(&gpio1->a1, 3, GPIO_FUNC(0x3));
	break;
	case PERIPH_ID_I2C4:
	s5p_gpio_cfg_pin(&gpio1->a2, 0, GPIO_FUNC(0x3));
	s5p_gpio_cfg_pin(&gpio1->a2, 1, GPIO_FUNC(0x3));
	break;
	case PERIPH_ID_I2C5:
	s5p_gpio_cfg_pin(&gpio1->a2, 2, GPIO_FUNC(0x3));
	s5p_gpio_cfg_pin(&gpio1->a2, 3, GPIO_FUNC(0x3));
	break;
	case PERIPH_ID_I2C6:
	s5p_gpio_cfg_pin(&gpio1->b1, 3, GPIO_FUNC(0x4));
	s5p_gpio_cfg_pin(&gpio1->b1, 4, GPIO_FUNC(0x4));
	break;
	case PERIPH_ID_I2C7:
	s5p_gpio_cfg_pin(&gpio1->b2, 2, GPIO_FUNC(0x3));
	s5p_gpio_cfg_pin(&gpio1->b2, 3, GPIO_FUNC(0x3));
	break;
	}
	}

	static void exynos5_i2s_config(int peripheral)
	{
	int i;
	struct exynos5_gpio_part1 *gpio1 =
	(struct exynos5_gpio_part1 *) samsung_get_base_gpio_part1();

	for (i = 0; i < 5; i++)
	s5p_gpio_cfg_pin(&gpio1->b0, i, GPIO_FUNC(0x02));
	}

	void exynos5_spi_config(int peripheral)
	{
	int cfg = 0, pin = 0, i;
	struct s5p_gpio_bank *bank = NULL;
	struct exynos5_gpio_part1 *gpio1 =
	(struct exynos5_gpio_part1 *) samsung_get_base_gpio_part1();
	struct exynos5_gpio_part2 *gpio2 =
	(struct exynos5_gpio_part2 *) samsung_get_base_gpio_part2();

	switch (peripheral) {
	case PERIPH_ID_SPI0:
	bank = &gpio1->a2;
	cfg = GPIO_FUNC(0x2);
	pin = 0;
	break;
	case PERIPH_ID_SPI1:
	bank = &gpio1->a2;
	cfg = GPIO_FUNC(0x2);
	pin = 4;
	break;
	case PERIPH_ID_SPI2:
	bank = &gpio1->b1;
	cfg = GPIO_FUNC(0x5);
	pin = 1;
	break;
	case PERIPH_ID_SPI3:
	bank = &gpio2->f1;
	cfg = GPIO_FUNC(0x2);
	pin = 0;
	break;
	case PERIPH_ID_SPI4:
	for (i = 0; i < 2; i++) {
	s5p_gpio_cfg_pin(&gpio2->f0, i + 2, GPIO_FUNC(0x4));
	s5p_gpio_cfg_pin(&gpio2->e0, i + 4, GPIO_FUNC(0x4));
	}
	break;
	}
	if (peripheral != PERIPH_ID_SPI4) {
	for (i = pin; i < pin + 4; i++)
	s5p_gpio_cfg_pin(bank, i, cfg);
	}
	}

	static int exynos5_pinmux_config(int peripheral, int flags)
	{
	switch (peripheral) {
	case PERIPH_ID_UART0:
	case PERIPH_ID_UART1:
	case PERIPH_ID_UART2:
	case PERIPH_ID_UART3:
	exynos5_uart_config(peripheral);
	break;
	case PERIPH_ID_SDMMC0:
	case PERIPH_ID_SDMMC1:
	case PERIPH_ID_SDMMC2:
	case PERIPH_ID_SDMMC3:
	return exynos5_mmc_config(peripheral, flags);
	case PERIPH_ID_SROMC:
	exynos5_sromc_config(flags);
	break;
	case PERIPH_ID_I2C0:
	case PERIPH_ID_I2C1:
	case PERIPH_ID_I2C2:
	case PERIPH_ID_I2C3:
	case PERIPH_ID_I2C4:
	case PERIPH_ID_I2C5:
	case PERIPH_ID_I2C6:
	case PERIPH_ID_I2C7:
	exynos5_i2c_config(peripheral, flags);
	break;
	case PERIPH_ID_I2S1:
	exynos5_i2s_config(peripheral);
	break;
	case PERIPH_ID_SPI0:
	case PERIPH_ID_SPI1:
	case PERIPH_ID_SPI2:
	case PERIPH_ID_SPI3:
	case PERIPH_ID_SPI4:
	exynos5_spi_config(peripheral);
	break;
	default:
	debug("%s: invalid peripheral %d", __func__, peripheral);
	return -1;
	}

	return 0;
	}

	static void exynos4_i2c_config(int peripheral, int flags)
	{
	struct exynos4_gpio_part1 *gpio1 =
	(struct exynos4_gpio_part1 *) samsung_get_base_gpio_part1();

	switch (peripheral) {
	case PERIPH_ID_I2C0:
	s5p_gpio_cfg_pin(&gpio1->d1, 0, GPIO_FUNC(0x2));
	s5p_gpio_cfg_pin(&gpio1->d1, 1, GPIO_FUNC(0x2));
	break;
	case PERIPH_ID_I2C1:
	s5p_gpio_cfg_pin(&gpio1->d1, 2, GPIO_FUNC(0x2));
	s5p_gpio_cfg_pin(&gpio1->d1, 3, GPIO_FUNC(0x2));
	break;
	case PERIPH_ID_I2C2:
	s5p_gpio_cfg_pin(&gpio1->a0, 6, GPIO_FUNC(0x3));
	s5p_gpio_cfg_pin(&gpio1->a0, 7, GPIO_FUNC(0x3));
	break;
	case PERIPH_ID_I2C3:
	s5p_gpio_cfg_pin(&gpio1->a1, 2, GPIO_FUNC(0x3));
	s5p_gpio_cfg_pin(&gpio1->a1, 3, GPIO_FUNC(0x3));
	break;
	case PERIPH_ID_I2C4:
	s5p_gpio_cfg_pin(&gpio1->b, 2, GPIO_FUNC(0x3));
	s5p_gpio_cfg_pin(&gpio1->b, 3, GPIO_FUNC(0x3));
	break;
	case PERIPH_ID_I2C5:
	s5p_gpio_cfg_pin(&gpio1->b, 6, GPIO_FUNC(0x3));
	s5p_gpio_cfg_pin(&gpio1->b, 7, GPIO_FUNC(0x3));
	break;
	case PERIPH_ID_I2C6:
	s5p_gpio_cfg_pin(&gpio1->c1, 3, GPIO_FUNC(0x4));
	s5p_gpio_cfg_pin(&gpio1->c1, 4, GPIO_FUNC(0x4));
	break;
	case PERIPH_ID_I2C7:
	s5p_gpio_cfg_pin(&gpio1->d0, 2, GPIO_FUNC(0x3));
	s5p_gpio_cfg_pin(&gpio1->d0, 3, GPIO_FUNC(0x3));
	break;
	}
	}

	static int exynos4_mmc_config(int peripheral, int flags)
	{
	struct exynos4_gpio_part2 *gpio2 =
	(struct exynos4_gpio_part2 *)samsung_get_base_gpio_part2();
	struct s5p_gpio_bank bank, bank_ext;
	int i;

	switch (peripheral) {
	case PERIPH_ID_SDMMC0:
	bank = &gpio2->k0;
	bank_ext = &gpio2->k1;
	break;
	case PERIPH_ID_SDMMC2:
	bank = &gpio2->k2;
	bank_ext = &gpio2->k3;
	break;
	default:
	return -1;
	}
	for (i = 0; i < 7; i++) {
	if (i == 2)
	continue;
	s5p_gpio_cfg_pin(bank, i, GPIO_FUNC(0x2));
	s5p_gpio_set_pull(bank, i, GPIO_PULL_NONE);
	s5p_gpio_set_drv(bank, i, GPIO_DRV_4X);
	}
	if (flags & PINMUX_FLAG_8BIT_MODE) {
	for (i = 3; i < 7; i++) {
	s5p_gpio_cfg_pin(bank_ext, i, GPIO_FUNC(0x3));
	s5p_gpio_set_pull(bank_ext, i, GPIO_PULL_NONE);
	s5p_gpio_set_drv(bank_ext, i, GPIO_DRV_4X);
	}
	}

	return 0;
	}

	static void exynos4_uart_config(int peripheral)
	{
	struct exynos4_gpio_part1 *gpio1 =
	(struct exynos4_gpio_part1 *)samsung_get_base_gpio_part1();
	struct s5p_gpio_bank *bank;
	int i, start, count;

	switch (peripheral) {
	case PERIPH_ID_UART0:
	bank = &gpio1->a0;
	start = 0;
	count = 4;
	break;
	case PERIPH_ID_UART1:
	bank = &gpio1->a0;
	start = 4;
	count = 4;
	break;
	case PERIPH_ID_UART2:
	bank = &gpio1->a1;
	start = 0;
	count = 4;
	break;
	case PERIPH_ID_UART3:
	bank = &gpio1->a1;
	start = 4;
	count = 2;
	break;
	}
	for (i = start; i < start + count; i++) {
	s5p_gpio_set_pull(bank, i, GPIO_PULL_NONE);
	s5p_gpio_cfg_pin(bank, i, GPIO_FUNC(0x2));
	}
	}
	static int exynos4_pinmux_config(int peripheral, int flags)
	{
	switch (peripheral) {
	case PERIPH_ID_UART0:
	case PERIPH_ID_UART1:
	case PERIPH_ID_UART2:
	case PERIPH_ID_UART3:
	exynos4_uart_config(peripheral);
	break;
	case PERIPH_ID_I2C0:
	case PERIPH_ID_I2C1:
	case PERIPH_ID_I2C2:
	case PERIPH_ID_I2C3:
	case PERIPH_ID_I2C4:
	case PERIPH_ID_I2C5:
	case PERIPH_ID_I2C6:
	case PERIPH_ID_I2C7:
	exynos4_i2c_config(peripheral, flags);
	break;
	case PERIPH_ID_SDMMC0:
	case PERIPH_ID_SDMMC2:
	return exynos4_mmc_config(peripheral, flags);
	case PERIPH_ID_SDMMC1:
	case PERIPH_ID_SDMMC3:
	case PERIPH_ID_SDMMC4:
	printf("SDMMC device %d not implemented\n", peripheral);
	return -1;
	default:
	debug("%s: invalid peripheral %d", __func__, peripheral);
	return -1;
	}

	return 0;
	}

	int exynos_pinmux_config(int peripheral, int flags)
	{
	if (cpu_is_exynos5())
	return exynos5_pinmux_config(peripheral, flags);
	else if (cpu_is_exynos4())
	return exynos4_pinmux_config(peripheral, flags);
	else {
	debug("pinmux functionality not supported\n");
	return -1;
	}
	}

	#ifdef CONFIG_OF_CONTROL
	static int exynos5_pinmux_decode_periph_id(const void *blob, int node)
	{
	int err;
	u32 cell[3];

	err = fdtdec_get_int_array(blob, node, "interrupts", cell,
	ARRAY_SIZE(cell));
	if (err)
	return PERIPH_ID_NONE;

	/* check for invalid peripheral id */
	if ((PERIPH_ID_SDMMC4 > cell[1]) \|\| (cell[1] < PERIPH_ID_UART0))
	return cell[1];

	debug(" invalid peripheral id\n");
	return PERIPH_ID_NONE;
	}

	int pinmux_decode_periph_id(const void *blob, int node)
	{
	if (cpu_is_exynos5())
	return exynos5_pinmux_decode_periph_id(blob, node);
	else
	return PERIPH_ID_NONE;
	}
	#endif