Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
uboot
/
ad763d7955ade987aa575bd201b11c9deabb63e7
/
.
/
board
/
freescale
/
t208xqds
/
t2080_rcw.cfg
blob: 972dedc68732d11a6173297f0ca55cb8886b3e81 [
file
] [
log
] [
blame
]
#PBL preamble and RCW header
aa55aa55
010e0100
#SerDes Protocol: 0x66_0x16
#Core/DDR: 1533Mhz/2133MT/s
12100017
15000000
00000000
00000000
66150002
00008400
e8104000 c1000000
00000000
00000000
00000000
000307fc
00000000
00000000
00000000
00000004