Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
uboot
/
a4912f203754d388e77e3aae819e1eb8d1b06ef5
/
.
/
board
/
renesas
/
ebisu
/
Makefile
blob: 1fd9a03ecc979d040ac8014a02031b2094d88bd7 [
file
] [
log
] [
blame
]
#
# board/renesas/ebisu/Makefile
#
# Copyright (C) 2018 Renesas Electronics Corporation
#
# SPDX-License-Identifier: GPL-2.0+
#
ifdef CONFIG_SPL_BUILD
obj
-
y
:=
../
rcar
-
common
/
gen3
-
spl
.
o
else
obj
-
y
:=
ebisu
.
o
../
rcar
-
common
/
common
.
o
endif