| /* |
| * (C) Copyright 2000, 2001 |
| * Wolfgang Denk, DENX Software Engineering, wd@denx.de. |
| * |
| * See file CREDITS for list of people who contributed to this |
| * project. |
| * |
| * This program is free software; you can redistribute it and/or |
| * modify it under the terms of the GNU General Public License as |
| * published by the Free Software Foundation; either version 2 of |
| * the License, or (at your option) any later version. |
| * |
| * This program is distributed in the hope that it will be useful, |
| * but WITHOUT ANY WARRANTY; without even the implied warranty of |
| * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
| * GNU General Public License for more details. |
| * |
| * You should have received a copy of the GNU General Public License |
| * along with this program; if not, write to the Free Software |
| * Foundation, Inc., 59 Temple Place, Suite 330, Boston, |
| * MA 02111-1307 USA |
| */ |
| |
| /* |
| * board/config.h - configuration options, board specific |
| */ |
| |
| #ifndef __CONFIG_H |
| #define __CONFIG_H |
| |
| /* Debug options */ |
| /*#define __DEBUG_START_FROM_SRAM__ */ |
| |
| |
| |
| /* |
| * High Level Configuration Options |
| * (easy to change) |
| */ |
| |
| #define CONFIG_405EP 1 /* This is a PPC405 CPU */ |
| #define CONFIG_4xx 1 /* ...member of PPC4xx family */ |
| #define CONFIG_BUBINGA405EP 1 /* ...on a BUBINGA405EP board */ |
| |
| #define CONFIG_BOARD_PRE_INIT 1 /* Call board_pre_init */ |
| |
| #define CONFIG_SYS_CLK_FREQ 33333333 /* external frequency to pll */ |
| |
| #define CONFIG_NO_SERIAL_EEPROM |
| /*#undef CONFIG_NO_SERIAL_EEPROM*/ |
| /*----------------------------------------------------------------------------*/ |
| /*----------------------------------------------------------------------------*/ |
| /*----------------------------------------------------------------------------*/ |
| #ifdef CONFIG_NO_SERIAL_EEPROM |
| |
| /* |
| !------------------------------------------------------------------------------- |
| ! Defines for entry options. |
| ! Note: Because the 405EP SDRAM controller does not support ECC, ECC DIMMs that |
| ! are plugged in the board will be utilized as non-ECC DIMMs. |
| !------------------------------------------------------------------------------- |
| */ |
| #define AUTO_MEMORY_CONFIG |
| #define DIMM_READ_ADDR 0xAB |
| #define DIMM_WRITE_ADDR 0xAA |
| |
| /* |
| !------------------------------------------------------------------------------- |
| ! PLL settings for 266MHz CPU, 133MHz PLB/SDRAM, 66MHz EBC, 33MHz PCI, |
| ! assuming a 33MHz input clock to the 405EP from the C9531. |
| !------------------------------------------------------------------------------- |
| */ |
| #define PLLMR0_DEFAULT PLLMR0_266_133_66 |
| #define PLLMR1_DEFAULT PLLMR1_266_133_66 |
| |
| #endif |
| /*----------------------------------------------------------------------------*/ |
| /*----------------------------------------------------------------------------*/ |
| /*----------------------------------------------------------------------------*/ |
| |
| /*#define CFG_ENV_IS_IN_FLASH 1*/ /* use FLASH for environment vars */ |
| #define CFG_ENV_IS_IN_NVRAM 1 /* use NVRAM for environment vars */ |
| |
| #ifdef CFG_ENV_IS_IN_NVRAM |
| #undef CFG_ENV_IS_IN_FLASH |
| #else |
| #ifdef CFG_ENV_IS_IN_FLASH |
| #undef CFG_ENV_IS_IN_NVRAM |
| #endif |
| #endif |
| |
| #define CONFIG_BAUDRATE 115200 |
| #define CONFIG_BOOTDELAY 3 /* autoboot after 3 seconds */ |
| |
| #if 1 |
| #define CONFIG_BOOTCOMMAND "" /* autoboot command */ |
| #else |
| #define CONFIG_BOOTCOMMAND "bootp" /* autoboot command */ |
| #endif |
| |
| /* Size (bytes) of interrupt driven serial port buffer. |
| * Set to 0 to use polling instead of interrupts. |
| * Setting to 0 will also disable RTS/CTS handshaking. |
| */ |
| #if 0 |
| #define CONFIG_SERIAL_SOFTWARE_FIFO 4000 |
| #else |
| #undef CONFIG_SERIAL_SOFTWARE_FIFO |
| #endif |
| |
| #if 0 |
| #define CONFIG_BOOTARGS "root=/dev/nfs " \ |
| "ip=192.168.2.176:192.168.2.190:192.168.2.79:255.255.255.0 " \ |
| "nfsroot=192.168.2.190:/home/stefan/cpci405/target_ftest4" |
| #else |
| #define CONFIG_BOOTARGS "root=/dev/hda1 " \ |
| "ip=192.168.2.176:192.168.2.190:192.168.2.79:255.255.255.0" |
| |
| #endif |
| |
| #define CONFIG_LOADS_ECHO 1 /* echo on for serial download */ |
| #define CFG_LOADS_BAUD_CHANGE 1 /* allow baudrate change */ |
| |
| #define CONFIG_MII 1 /* MII PHY management */ |
| #define CONFIG_PHY_ADDR 1 /* PHY address */ |
| |
| #define CONFIG_RTC_DS174x 1 /* use DS1743 RTC in Bubinga */ |
| |
| /* |
| #ifndef __DEBUG_START_FROM_SRAM__ |
| #define CONFIG_COMMANDS (CONFIG_CMD_DFL | \ |
| CFG_CMD_PCI | \ |
| CFG_CMD_IRQ | \ |
| CFG_CMD_KGDB | \ |
| CFG_CMD_DHCP | \ |
| CFG_CMD_DATE | \ |
| CFG_CMD_BEDBUG | \ |
| CFG_CMD_ELF ) |
| #else |
| #define CONFIG_COMMANDS (CONFIG_CMD_DFL | \ |
| CFG_CMD_PCI | \ |
| CFG_CMD_IRQ | \ |
| CFG_CMD_KGDB | \ |
| CFG_CMD_DHCP | \ |
| CFG_CMD_DATE | \ |
| CFG_CMD_DATE | \ |
| CFG_CMD_ELF ) |
| #endif |
| */ |
| |
| #define CONFIG_COMMANDS (CONFIG_CMD_DFL | \ |
| CFG_CMD_PCI | \ |
| CFG_CMD_IRQ | \ |
| CFG_CMD_KGDB | \ |
| CFG_CMD_DHCP | \ |
| CFG_CMD_DATE | \ |
| CFG_CMD_DATE | \ |
| CFG_CMD_ELF ) |
| |
| /* this must be included AFTER the definition of CONFIG_COMMANDS (if any) */ |
| #include <cmd_confdefs.h> |
| |
| #undef CONFIG_WATCHDOG /* watchdog disabled */ |
| |
| #define CONFIG_SPD_EEPROM 1 /* use SPD EEPROM for setup */ |
| |
| /* |
| * Miscellaneous configurable options |
| */ |
| #define CFG_LONGHELP /* undef to save memory */ |
| #define CFG_PROMPT "=> " /* Monitor Command Prompt */ |
| #if (CONFIG_COMMANDS & CFG_CMD_KGDB) |
| #define CFG_CBSIZE 1024 /* Console I/O Buffer Size */ |
| #else |
| #define CFG_CBSIZE 256 /* Console I/O Buffer Size */ |
| #endif |
| #define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */ |
| #define CFG_MAXARGS 16 /* max number of command args */ |
| #define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */ |
| |
| #define CFG_MEMTEST_START 0x0400000 /* memtest works on */ |
| #define CFG_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */ |
| |
| /* |
| * If CFG_EXT_SERIAL_CLOCK, then the UART divisor is 1. |
| * If CFG_405_UART_ERRATA_59, then UART divisor is 31. |
| * Otherwise, UART divisor is determined by CPU Clock and CFG_BASE_BAUD value. |
| * The Linux BASE_BAUD define should match this configuration. |
| * baseBaud = cpuClock/(uartDivisor*16) |
| * If CFG_405_UART_ERRATA_59 and 200MHz CPU clock, |
| * set Linux BASE_BAUD to 403200. |
| */ |
| #undef CFG_EXT_SERIAL_CLOCK /* external serial clock */ |
| #undef CFG_405_UART_ERRATA_59 /* 405GP/CR Rev. D silicon */ |
| #define CFG_BASE_BAUD 691200 |
| |
| /* The following table includes the supported baudrates */ |
| #define CFG_BAUDRATE_TABLE \ |
| {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200, 230400} |
| |
| #define CFG_LOAD_ADDR 0x100000 /* default load address */ |
| #define CFG_EXTBDINFO 1 /* To use extended board_into (bd_t) */ |
| |
| #define CFG_HZ 1000 /* decrementer freq: 1 ms ticks */ |
| |
| #define CONFIG_HARD_I2C 1 /* I2C with hardware support */ |
| #undef CONFIG_SOFT_I2C /* I2C bit-banged */ |
| #define CFG_I2C_SPEED 400000 /* I2C speed and slave address */ |
| #define CFG_I2C_SLAVE 0x7F |
| |
| |
| /*----------------------------------------------------------------------- |
| * PCI stuff |
| *----------------------------------------------------------------------- |
| */ |
| #define PCI_HOST_ADAPTER 0 /* configure ar pci adapter */ |
| #define PCI_HOST_FORCE 1 /* configure as pci host */ |
| #define PCI_HOST_AUTO 2 /* detected via arbiter enable */ |
| |
| #define CONFIG_PCI /* include pci support */ |
| #define CONFIG_PCI_HOST PCI_HOST_FORCE /* select pci host function */ |
| #define CONFIG_PCI_PNP /* do pci plug-and-play */ |
| /* resource configuration */ |
| |
| #define CFG_PCI_SUBSYS_VENDORID 0x0000 /* PCI Vendor ID: to-do!!! */ |
| #define CFG_PCI_SUBSYS_DEVICEID 0x0000 /* PCI Device ID: to-do!!! */ |
| #define CFG_PCI_PTM1LA 0x00000000 /* point to sdram */ |
| #define CFG_PCI_PTM1MS 0x80000001 /* 2GB, enable hard-wired to 1 */ |
| #define CFG_PCI_PTM1PCI 0x00000000 /* Host: use this pci address */ |
| #define CFG_PCI_PTM2LA 0x00000000 /* disabled */ |
| #define CFG_PCI_PTM2MS 0x00000000 /* disabled */ |
| #define CFG_PCI_PTM2PCI 0x04000000 /* Host: use this pci address */ |
| |
| /*----------------------------------------------------------------------- |
| * External peripheral base address |
| *----------------------------------------------------------------------- |
| */ |
| #undef CONFIG_IDE_LED /* no led for ide supported */ |
| #undef CONFIG_IDE_RESET /* no reset for ide supported */ |
| |
| #define CFG_KEY_REG_BASE_ADDR 0xF0100000 |
| #define CFG_IR_REG_BASE_ADDR 0xF0200000 |
| #define CFG_FPGA_REG_BASE_ADDR 0xF0300000 |
| |
| /*----------------------------------------------------------------------- |
| * Start addresses for the final memory configuration |
| * (Set up by the startup code) |
| * Please note that CFG_SDRAM_BASE _must_ start at 0 |
| */ |
| #define CFG_SDRAM_BASE 0x00000000 |
| #ifdef __DEBUG_START_FROM_SRAM__ |
| #define CFG_SRAM_BASE 0xFFF80000 |
| #define CFG_FLASH_BASE 0xFFF00000 |
| #define CFG_MONITOR_BASE CFG_SRAM_BASE |
| #else |
| #define CFG_SRAM_BASE 0xFFF00000 |
| #define CFG_FLASH_BASE 0xFFF80000 |
| #define CFG_MONITOR_BASE CFG_FLASH_BASE |
| #endif |
| |
| |
| /*#define CFG_MONITOR_LEN (200 * 1024) /XXX* Reserve 200 kB for Monitor */ |
| #define CFG_MONITOR_LEN (192 * 1024) /* Reserve 200 kB for Monitor */ |
| #define CFG_MALLOC_LEN (128 * 1024) /* Reserve 128 kB for malloc() */ |
| |
| /* |
| * For booting Linux, the board info and command line data |
| * have to be in the first 8 MB of memory, since this is |
| * the maximum mapped by the Linux kernel during initialization. |
| */ |
| #define CFG_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */ |
| /*----------------------------------------------------------------------- |
| * FLASH organization |
| */ |
| #define CFG_MAX_FLASH_BANKS 1 /* max number of memory banks */ |
| #define CFG_MAX_FLASH_SECT 256 /* max number of sectors on one chip */ |
| |
| #define CFG_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */ |
| #define CFG_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */ |
| |
| /* BEG ENVIRONNEMENT FLASH */ |
| #ifdef CFG_ENV_IS_IN_FLASH |
| #define CFG_ENV_OFFSET 0x00050000 /* Offset of Environment Sector */ |
| #define CFG_ENV_SIZE 0x10000 /* Total Size of Environment Sector */ |
| #define CFG_ENV_SECT_SIZE 0x10000 /* see README - env sector total size */ |
| #endif |
| /* END ENVIRONNEMENT FLASH */ |
| /*----------------------------------------------------------------------- |
| * NVRAM organization |
| */ |
| #define CFG_NVRAM_BASE_ADDR 0xf0000000 /* NVRAM base address */ |
| #define CFG_NVRAM_SIZE 0x1ff8 /* NVRAM size */ |
| |
| #ifdef CFG_ENV_IS_IN_NVRAM |
| #define CFG_ENV_SIZE 0x1000 /* Size of Environment vars */ |
| #define CFG_ENV_ADDR \ |
| (CFG_NVRAM_BASE_ADDR+CFG_NVRAM_SIZE-CFG_ENV_SIZE) /* Env */ |
| #endif |
| /*----------------------------------------------------------------------- |
| * Cache Configuration |
| */ |
| #define CFG_DCACHE_SIZE 16384 /* For IBM 405EP CPU */ |
| #define CFG_CACHELINE_SIZE 32 /* ... */ |
| #if (CONFIG_COMMANDS & CFG_CMD_KGDB) |
| #define CFG_CACHELINE_SHIFT 5 /* log base 2 of the above value */ |
| #endif |
| |
| /* |
| * Init Memory Controller: |
| * |
| * BR0/1 and OR0/1 (FLASH) |
| */ |
| |
| #define FLASH_BASE0_PRELIM CFG_FLASH_BASE /* FLASH bank #0 */ |
| #define FLASH_BASE1_PRELIM 0 /* FLASH bank #1 */ |
| |
| |
| /* Configuration Port location */ |
| #define CONFIG_PORT_ADDR 0xF0000500 |
| |
| /*----------------------------------------------------------------------- |
| * Definitions for initial stack pointer and data area (in data cache) |
| */ |
| /* use on chip memory ( OCM ) for temperary stack until sdram is tested */ |
| #define CFG_TEMP_STACK_OCM 1 |
| |
| /* On Chip Memory location */ |
| #define CFG_OCM_DATA_ADDR 0xF8000000 |
| #define CFG_OCM_DATA_SIZE 0x1000 |
| #define CFG_INIT_RAM_ADDR CFG_OCM_DATA_ADDR /* inside of SDRAM */ |
| #define CFG_INIT_RAM_END CFG_OCM_DATA_SIZE /* End of used area in RAM */ |
| |
| #define CFG_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */ |
| #define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE) |
| #define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET |
| |
| /*----------------------------------------------------------------------- |
| * External Bus Controller (EBC) Setup |
| */ |
| |
| /* Memory Bank 0 (Flash/SRAM) initialization */ |
| #define CFG_EBC_PB0AP 0x04006000 |
| #define CFG_EBC_PB0CR 0xFFF18000 /* BAS=0xFFF,BS=1MB,BU=R/W,BW=8bit */ |
| |
| /* Memory Bank 1 (NVRAM/RTC) initialization */ |
| #define CFG_EBC_PB1AP 0x04041000 |
| #define CFG_EBC_PB1CR 0xF0018000 /* BAS=0xF00,BS=1MB,BU=R/W,BW=8bit */ |
| |
| /* Memory Bank 2 (not used) initialization */ |
| #define CFG_EBC_PB2AP 0x00000000 |
| #define CFG_EBC_PB2CR 0x00000000 |
| |
| /* Memory Bank 2 (not used) initialization */ |
| #define CFG_EBC_PB3AP 0x00000000 |
| #define CFG_EBC_PB3CR 0x00000000 |
| |
| /* Memory Bank 4 (FPGA regs) initialization */ |
| #define CFG_EBC_PB4AP 0x01815000 |
| #define CFG_EBC_PB4CR 0xF0318000 /* BAS=0xF03,BS=1MB,BU=R/W,BW=8bit */ |
| |
| /*----------------------------------------------------------------------- |
| * Definitions for Serial Presence Detect EEPROM address |
| * (to get SDRAM settings) |
| */ |
| #define SPD_EEPROM_ADDRESS 0x55 |
| |
| /*----------------------------------------------------------------------- |
| * Definitions for GPIO setup (PPC405EP specific) |
| * |
| * GPIO0[0] - External Bus Controller BLAST output |
| * GPIO0[1-9] - Instruction trace outputs |
| * GPIO0[10-13] - External Bus Controller CS_1 - CS_4 outputs |
| * GPIO0[14-16] - External Bus Controller ABUS3-ABUS5 outputs |
| * GPIO0[17-23] - External Interrupts IRQ0 - IRQ6 inputs |
| * GPIO0[24-27] - UART0 control signal inputs/outputs |
| * GPIO0[28-29] - UART1 data signal input/output |
| * GPIO0[30-31] - EMAC0 and EMAC1 reject packet inputs |
| */ |
| #define CFG_GPIO0_OSRH 0x55555555 |
| #define CFG_GPIO0_OSRL 0x40000110 |
| #define CFG_GPIO0_ISR1H 0x00000000 |
| #define CFG_GPIO0_ISR1L 0x15555445 |
| #define CFG_GPIO0_TSRH 0x00000000 |
| #define CFG_GPIO0_TSRL 0x00000000 |
| #define CFG_GPIO0_TCR 0xFFFF8014 |
| |
| /*----------------------------------------------------------------------- |
| * Some BUBINGA stuff... |
| */ |
| #define NVRAM_BASE 0xF0000000 |
| #define FPGA_REG0 0xF0300000 /* FPGA Reg 0 */ |
| #define FPGA_REG1 0xF0300001 /* FPGA Reg 1 */ |
| #define NVRVFY1 0x4f532d4f /* used to determine if state data in */ |
| #define NVRVFY2 0x50454e00 /* NVRAM initialized (ascii for OS-OPEN)*/ |
| |
| #define FPGA_REG0_F_RANGE 0x80 /* SDRAM PLL freq range */ |
| #define FPGA_REG0_EXT_INT_DIS 0x20 /* External interface disable */ |
| #define FPGA_REG0_LED_MASK 0x07 /* Board LEDs DS9, DS10, and DS11 */ |
| #define FPGA_REG0_LED0 0x04 /* Turn on LED0 */ |
| #define FPGA_REG0_LED1 0x02 /* Turn on LED1 */ |
| #define FPGA_REG0_LED2 0x01 /* Turn on LED2 */ |
| |
| #define FPGA_REG1_SSPEC_DIS 0x80 /* C9531 Spread Spectrum disabled */ |
| #define FPGA_REG1_OFFBD_PCICLK 0x40 /* Onboard PCI clock selected */ |
| #define FPGA_REG1_CLOCK_MASK 0x30 /* Mask for C9531 output freq select */ |
| #define FPGA_REG1_CLOCK_BIT_SHIFT 4 |
| #define FPGA_REG1_PCI_INT_ARB 0x08 /* PCI Internal arbiter selected */ |
| #define FPGA_REG1_PCI_FREQ 0x04 /* PCI Frequency select */ |
| #define FPGA_REG1_OFFB_FLASH 0x02 /* Off board flash */ |
| #define FPGA_REG1_SRAM_BOOT 0x01 /* SRAM at 0xFFF80000 not Flash */ |
| |
| |
| /* |
| * Internal Definitions |
| * |
| * Boot Flags |
| */ |
| #define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */ |
| #define BOOTFLAG_WARM 0x02 /* Software reboot */ |
| |
| #if (CONFIG_COMMANDS & CFG_CMD_KGDB) |
| #define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */ |
| #define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */ |
| #endif |
| |
| #endif /* __CONFIG_H */ |