| /* |
| * Copyright (C) 2012 Atmel Corporation |
| * |
| * Configuation settings for the AT91SAM9X5EK board. |
| * |
| * SPDX-License-Identifier: GPL-2.0+ |
| */ |
| |
| #ifndef __CONFIG_H__ |
| #define __CONFIG_H__ |
| |
| #include <asm/hardware.h> |
| |
| #define CONFIG_SYS_TEXT_BASE 0x26f00000 |
| |
| /* ARM asynchronous clock */ |
| #define CONFIG_SYS_AT91_SLOW_CLOCK 32768 |
| #define CONFIG_SYS_AT91_MAIN_CLOCK 12000000 /* 12 MHz crystal */ |
| |
| #define CONFIG_AT91SAM9X5EK |
| |
| #define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */ |
| #define CONFIG_SETUP_MEMORY_TAGS |
| #define CONFIG_INITRD_TAG |
| #define CONFIG_SKIP_LOWLEVEL_INIT |
| |
| /* general purpose I/O */ |
| #define CONFIG_ATMEL_LEGACY /* required until (g)pio is fixed */ |
| |
| /* LCD */ |
| #define LCD_BPP LCD_COLOR16 |
| #define LCD_OUTPUT_BPP 24 |
| #define CONFIG_LCD_LOGO |
| #define CONFIG_LCD_INFO |
| #define CONFIG_LCD_INFO_BELOW_LOGO |
| #define CONFIG_ATMEL_HLCD |
| #define CONFIG_ATMEL_LCD_RGB565 |
| |
| |
| /* |
| * BOOTP options |
| */ |
| #define CONFIG_BOOTP_BOOTFILESIZE |
| #define CONFIG_BOOTP_BOOTPATH |
| #define CONFIG_BOOTP_GATEWAY |
| #define CONFIG_BOOTP_HOSTNAME |
| |
| /* |
| * define CONFIG_USB_EHCI_HCD to enable USB Hi-Speed (aka 2.0) |
| * NB: in this case, USB 1.1 devices won't be recognized. |
| */ |
| |
| /* SDRAM */ |
| #define CONFIG_NR_DRAM_BANKS 1 |
| #define CONFIG_SYS_SDRAM_BASE 0x20000000 |
| #define CONFIG_SYS_SDRAM_SIZE 0x08000000 /* 128 megs */ |
| |
| #define CONFIG_SYS_INIT_SP_ADDR \ |
| (CONFIG_SYS_SDRAM_BASE + 16 * 1024 - GENERATED_GBL_DATA_SIZE) |
| |
| /* DataFlash */ |
| #ifdef CONFIG_CMD_SF |
| #define CONFIG_SF_DEFAULT_SPEED 30000000 |
| #endif |
| |
| /* NAND flash */ |
| #ifdef CONFIG_CMD_NAND |
| #define CONFIG_NAND_ATMEL |
| #define CONFIG_SYS_MAX_NAND_DEVICE 1 |
| #define CONFIG_SYS_NAND_BASE 0x40000000 |
| #define CONFIG_SYS_NAND_DBW_8 1 |
| /* our ALE is AD21 */ |
| #define CONFIG_SYS_NAND_MASK_ALE (1 << 21) |
| /* our CLE is AD22 */ |
| #define CONFIG_SYS_NAND_MASK_CLE (1 << 22) |
| #define CONFIG_SYS_NAND_ENABLE_PIN AT91_PIN_PD4 |
| #define CONFIG_SYS_NAND_READY_PIN AT91_PIN_PD5 |
| |
| #define CONFIG_MTD_DEVICE |
| #define CONFIG_MTD_PARTITIONS |
| #endif |
| |
| /* PMECC & PMERRLOC */ |
| #define CONFIG_ATMEL_NAND_HWECC 1 |
| #define CONFIG_ATMEL_NAND_HW_PMECC 1 |
| #define CONFIG_PMECC_CAP 2 |
| #define CONFIG_PMECC_SECTOR_SIZE 512 |
| |
| /* USB */ |
| #ifdef CONFIG_CMD_USB |
| #ifndef CONFIG_USB_EHCI_HCD |
| #define CONFIG_USB_ATMEL |
| #define CONFIG_USB_ATMEL_CLK_SEL_UPLL |
| #define CONFIG_USB_OHCI_NEW |
| #define CONFIG_SYS_USB_OHCI_CPU_INIT |
| #define CONFIG_SYS_USB_OHCI_REGS_BASE ATMEL_BASE_OHCI |
| #define CONFIG_SYS_USB_OHCI_SLOT_NAME "at91sam9x5" |
| #define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 3 |
| #endif |
| #endif |
| |
| #define CONFIG_SYS_LOAD_ADDR 0x22000000 /* load address */ |
| |
| #define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE |
| #define CONFIG_SYS_MEMTEST_END 0x26e00000 |
| |
| #ifdef CONFIG_SYS_USE_NANDFLASH |
| /* bootstrap + u-boot + env + linux in nandflash */ |
| #define CONFIG_ENV_OFFSET 0x120000 |
| #define CONFIG_ENV_OFFSET_REDUND 0x100000 |
| #define CONFIG_ENV_SIZE 0x20000 /* 1 sector = 128 kB */ |
| #define CONFIG_BOOTCOMMAND "nand read " \ |
| "0x22000000 0x200000 0x300000; " \ |
| "bootm 0x22000000" |
| #elif defined(CONFIG_SYS_USE_SPIFLASH) |
| /* bootstrap + u-boot + env + linux in spi flash */ |
| #define CONFIG_ENV_OFFSET 0x5000 |
| #define CONFIG_ENV_SIZE 0x3000 |
| #define CONFIG_ENV_SECT_SIZE 0x1000 |
| #define CONFIG_ENV_SPI_MAX_HZ 30000000 |
| #define CONFIG_BOOTCOMMAND "sf probe 0; " \ |
| "sf read 0x22000000 0x100000 0x300000; " \ |
| "bootm 0x22000000" |
| #elif defined(CONFIG_SYS_USE_DATAFLASH) |
| /* bootstrap + u-boot + env + linux in data flash */ |
| #define CONFIG_ENV_OFFSET 0x4200 |
| #define CONFIG_ENV_SIZE 0x4200 |
| #define CONFIG_ENV_SECT_SIZE 0x210 |
| #define CONFIG_ENV_SPI_MAX_HZ 30000000 |
| #define CONFIG_BOOTCOMMAND "sf probe 0; " \ |
| "sf read 0x22000000 0x84000 0x294000; " \ |
| "bootm 0x22000000" |
| #else /* CONFIG_SYS_USE_MMC */ |
| /* bootstrap + u-boot + env + linux in mmc */ |
| #define CONFIG_ENV_SIZE 0x4000 |
| #endif |
| |
| #define CONFIG_SYS_CBSIZE 256 |
| #define CONFIG_SYS_MAXARGS 16 |
| #define CONFIG_SYS_LONGHELP |
| #define CONFIG_CMDLINE_EDITING |
| #define CONFIG_AUTO_COMPLETE |
| |
| /* |
| * Size of malloc() pool |
| */ |
| #define CONFIG_SYS_MALLOC_LEN (512 * 1024 + 0x1000) |
| |
| /* SPL */ |
| #define CONFIG_SPL_FRAMEWORK |
| #define CONFIG_SPL_TEXT_BASE 0x300000 |
| #define CONFIG_SPL_MAX_SIZE 0x6000 |
| #define CONFIG_SPL_STACK 0x308000 |
| |
| #define CONFIG_SPL_BSS_START_ADDR 0x20000000 |
| #define CONFIG_SPL_BSS_MAX_SIZE 0x80000 |
| #define CONFIG_SYS_SPL_MALLOC_START 0x20080000 |
| #define CONFIG_SYS_SPL_MALLOC_SIZE 0x80000 |
| |
| #define CONFIG_SYS_MONITOR_LEN (512 << 10) |
| |
| #define CONFIG_SYS_MASTER_CLOCK 132096000 |
| #define CONFIG_SYS_AT91_PLLA 0x20c73f03 |
| #define CONFIG_SYS_MCKR 0x1301 |
| #define CONFIG_SYS_MCKR_CSS 0x1302 |
| |
| #ifdef CONFIG_SYS_USE_MMC |
| #define CONFIG_SYS_MMCSD_FS_BOOT_PARTITION 1 |
| #define CONFIG_SPL_FS_LOAD_PAYLOAD_NAME "u-boot.img" |
| |
| #elif CONFIG_SYS_USE_NANDFLASH |
| #define CONFIG_SPL_NAND_DRIVERS |
| #define CONFIG_SPL_NAND_BASE |
| #define CONFIG_SYS_NAND_U_BOOT_OFFS 0x40000 |
| #define CONFIG_SYS_NAND_5_ADDR_CYCLE |
| #define CONFIG_SYS_NAND_PAGE_SIZE 0x800 |
| #define CONFIG_SYS_NAND_PAGE_COUNT 64 |
| #define CONFIG_SYS_NAND_OOBSIZE 64 |
| #define CONFIG_SYS_NAND_BLOCK_SIZE 0x20000 |
| #define CONFIG_SYS_NAND_BAD_BLOCK_POS 0x0 |
| #define CONFIG_SPL_GENERATE_ATMEL_PMECC_HEADER |
| |
| #elif CONFIG_SYS_USE_SPIFLASH |
| #define CONFIG_SPL_SPI_LOAD |
| #define CONFIG_SYS_SPI_U_BOOT_OFFS 0x8400 |
| |
| #endif |
| |
| #endif |