| /* |
| * (C) Copyright 2004 |
| * Texas Instruments. |
| * Richard Woodruff <r-woodruff2@ti.com> |
| * Kshitij Gupta <kshitij@ti.com> |
| * |
| * Configuration settings for the 242x TI H4 board. |
| * |
| * See file CREDITS for list of people who contributed to this |
| * project. |
| * |
| * This program is free software; you can redistribute it and/or |
| * modify it under the terms of the GNU General Public License as |
| * published by the Free Software Foundation; either version 2 of |
| * the License, or (at your option) any later version. |
| * |
| * This program is distributed in the hope that it will be useful, |
| * but WITHOUT ANY WARRANTY; without even the implied warranty of |
| * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
| * GNU General Public License for more details. |
| * |
| * You should have received a copy of the GNU General Public License |
| * along with this program; if not, write to the Free Software |
| * Foundation, Inc., 59 Temple Place, Suite 330, Boston, |
| * MA 02111-1307 USA |
| */ |
| |
| #ifndef __CONFIG_H |
| #define __CONFIG_H |
| |
| /* |
| * High Level Configuration Options |
| */ |
| #define CONFIG_ARM1136 1 /* This is an arm1136 CPU core */ |
| #define CONFIG_OMAP 1 /* in a TI OMAP core */ |
| #define CONFIG_OMAP2420 1 /* which is in a 2420 */ |
| #define CONFIG_OMAP2420H4 1 /* and on a H4 board */ |
| /*#define CONFIG_APTIX 1 #* define if on APTIX test chip */ |
| /*#define CONFIG_VIRTIO 1 #* Using Virtio simulator */ |
| |
| /* Clock config to target*/ |
| #define PRCM_CONFIG_II 1 |
| /*#define PRCM_CONFIG_III 1 */ |
| |
| /* Memory configuration on board */ |
| /*#define CONFIG_OPTIMIZE_DDR 1 */ |
| |
| #include <asm/arch/omap2420.h> /* get chip and board defs */ |
| |
| /* On H4, NOR and NAND flash are mutual exclusive. |
| Define this if you want to use NAND |
| */ |
| /*#define CFG_NAND_BOOT */ |
| |
| #ifdef CONFIG_APTIX |
| #define V_SCLK 1500000 |
| #else |
| #define V_SCLK 12000000 |
| #endif |
| |
| /* input clock of PLL */ |
| /* the OMAP2420 H4 has 12MHz, 13MHz, or 19.2Mhz crystal input */ |
| #define CONFIG_SYS_CLK_FREQ V_SCLK |
| |
| #undef CONFIG_USE_IRQ /* no support for IRQs */ |
| #define CONFIG_MISC_INIT_R |
| |
| #define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */ |
| #define CONFIG_SETUP_MEMORY_TAGS 1 |
| #define CONFIG_INITRD_TAG 1 |
| #define CONFIG_REVISION_TAG 1 |
| |
| /* |
| * Size of malloc() pool |
| */ |
| #define CFG_ENV_SIZE SZ_128K /* Total Size of Environment Sector */ |
| #define CFG_MALLOC_LEN (CFG_ENV_SIZE + SZ_128K) |
| #define CFG_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */ |
| |
| /* |
| * Hardware drivers |
| */ |
| |
| /* |
| * SMC91c96 Etherent |
| */ |
| #define CONFIG_DRIVER_LAN91C96 |
| #define CONFIG_LAN91C96_BASE (H4_CS1_BASE+0x300) |
| #define CONFIG_LAN91C96_EXT_PHY |
| |
| /* |
| * NS16550 Configuration |
| */ |
| #ifdef CONFIG_APTIX |
| #define V_NS16550_CLK (6000000) /* 6MHz in current MaxSet */ |
| #else |
| #define V_NS16550_CLK (48000000) /* 48MHz (APLL96/2) */ |
| #endif |
| |
| #define CFG_NS16550 |
| #define CFG_NS16550_SERIAL |
| #define CFG_NS16550_REG_SIZE (-4) |
| #define CFG_NS16550_CLK V_NS16550_CLK /* 3MHz (1.5MHz*2) */ |
| #define CFG_NS16550_COM1 OMAP2420_UART1 |
| |
| /* |
| * select serial console configuration |
| */ |
| #define CONFIG_SERIAL1 1 /* UART1 on H4 */ |
| |
| /* |
| * I2C configuration |
| */ |
| #define CONFIG_HARD_I2C |
| #define CFG_I2C_SPEED 100000 |
| #define CFG_I2C_SLAVE 1 |
| #define CONFIG_DRIVER_OMAP24XX_I2C |
| |
| /* allow to overwrite serial and ethaddr */ |
| #define CONFIG_ENV_OVERWRITE |
| #define CONFIG_CONS_INDEX 1 |
| #define CONFIG_BAUDRATE 115200 |
| #define CFG_BAUDRATE_TABLE {9600, 19200, 38400, 57600, 115200} |
| |
| #ifdef CFG_NAND_BOOT |
| #define CONFIG_COMMANDS (CONFIG_CMD_DFL | CFG_CMD_DHCP | CFG_CMD_I2C | CFG_CMD_NAND | CFG_CMD_JFFS2) |
| #else |
| #define CONFIG_COMMANDS (CONFIG_CMD_DFL | CFG_CMD_DHCP | CFG_CMD_I2C | CFG_CMD_JFFS2) |
| #endif |
| /* I'd like to get to these. Snap kernel loads if we make MMC go */ |
| /* #define CONFIG_COMMANDS (CONFIG_CMD_DFL | CFG_CMD_NAND | CFG_CMD_JFFS2 | CFG_CMD_DHCP | CFG_CMD_MMC | CFG_CMD_FAT | CFG_CMD_I2C) */ |
| |
| #define CONFIG_BOOTP_MASK CONFIG_BOOTP_DEFAULT |
| |
| /* this must be included AFTER the definition of CONFIG_COMMANDS (if any) */ |
| #include <cmd_confdefs.h> |
| |
| /* |
| * Board NAND Info. |
| */ |
| #define CFG_NAND_ADDR 0x04000000 /* physical address to access nand at CS0*/ |
| |
| #define CFG_MAX_NAND_DEVICE 1 /* Max number of NAND devices */ |
| #define SECTORSIZE 512 |
| |
| #define ADDR_COLUMN 1 |
| #define ADDR_PAGE 2 |
| #define ADDR_COLUMN_PAGE 3 |
| |
| #define NAND_ChipID_UNKNOWN 0x00 |
| #define NAND_MAX_FLOORS 1 |
| #define NAND_MAX_CHIPS 1 |
| |
| #define WRITE_NAND_COMMAND(d, adr) do {*(volatile u16 *)0x6800A07C = d;} while(0) |
| #define WRITE_NAND_ADDRESS(d, adr) do {*(volatile u16 *)0x6800A080 = d;} while(0) |
| #define WRITE_NAND(d, adr) do {*(volatile u16 *)0x6800A084 = d;} while(0) |
| #define READ_NAND(adr) (*(volatile u16 *)0x6800A084) |
| #define NAND_WAIT_READY(nand) udelay(10) |
| |
| #define NAND_NO_RB 1 |
| |
| #define CFG_NAND_WP |
| #define NAND_WP_OFF() do {*(volatile u32 *)(0x6800A050) |= 0x00000010;} while(0) |
| #define NAND_WP_ON() do {*(volatile u32 *)(0x6800A050) &= ~0x00000010;} while(0) |
| |
| |
| #define NAND_CTL_CLRALE(nandptr) |
| #define NAND_CTL_SETALE(nandptr) |
| #define NAND_CTL_CLRCLE(nandptr) |
| #define NAND_CTL_SETCLE(nandptr) |
| #define NAND_DISABLE_CE(nand) |
| #define NAND_ENABLE_CE(nand) |
| |
| |
| #define CONFIG_BOOTDELAY 3 |
| |
| #ifdef NFS_BOOT_DEFAULTS |
| #define CONFIG_BOOTARGS "mem=32M console=ttyS0,115200n8 noinitrd root=/dev/nfs rw nfsroot=128.247.77.158:/home/a0384864/wtbu/rootfs ip=dhcp" |
| #else |
| #define CONFIG_BOOTARGS "root=/dev/ram0 rw mem=32M console=ttyS0,115200n8 initrd=0x80600000,8M ramdisk_size=8192" |
| #endif |
| |
| #define CONFIG_NETMASK 255.255.254.0 |
| #define CONFIG_IPADDR 128.247.77.90 |
| #define CONFIG_SERVERIP 128.247.77.158 |
| #define CONFIG_BOOTFILE "uImage" |
| |
| /* |
| * Miscellaneous configurable options |
| */ |
| #ifdef CONFIG_APTIX |
| #define V_PROMPT "OMAP2420 Aptix # " |
| #else |
| #define V_PROMPT "OMAP242x H4 # " |
| #endif |
| |
| #define CFG_LONGHELP /* undef to save memory */ |
| #define CFG_PROMPT V_PROMPT |
| #define CFG_CBSIZE 256 /* Console I/O Buffer Size */ |
| /* Print Buffer Size */ |
| #define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) |
| #define CFG_MAXARGS 16 /* max number of command args */ |
| #define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */ |
| |
| #define CFG_MEMTEST_START (OMAP2420_SDRC_CS0) /* memtest works on */ |
| #define CFG_MEMTEST_END (OMAP2420_SDRC_CS0+SZ_31M) |
| |
| #undef CFG_CLKS_IN_HZ /* everything, incl board info, in Hz */ |
| |
| #define CFG_LOAD_ADDR (OMAP2420_SDRC_CS0) /* default load address */ |
| |
| /* The 2420 has 12 GP timers, they can be driven by the SysClk (12/13/19.2) or by |
| * 32KHz clk, or from external sig. This rate is divided by a local divisor. |
| */ |
| #ifdef CONFIG_APTIX |
| #define V_PVT 3 |
| #else |
| #define V_PVT 7 /* use with 12MHz/128 */ |
| #endif |
| |
| #define CFG_TIMERBASE OMAP2420_GPT2 |
| #define CFG_PVT V_PVT /* 2^(pvt+1) */ |
| #define CFG_HZ ((CONFIG_SYS_CLK_FREQ)/(2 << CFG_PVT)) |
| |
| /*----------------------------------------------------------------------- |
| * Stack sizes |
| * |
| * The stack sizes are set up in start.S using the settings below |
| */ |
| #define CONFIG_STACKSIZE SZ_128K /* regular stack */ |
| #ifdef CONFIG_USE_IRQ |
| #define CONFIG_STACKSIZE_IRQ SZ_4K /* IRQ stack */ |
| #define CONFIG_STACKSIZE_FIQ SZ_4K /* FIQ stack */ |
| #endif |
| |
| /*----------------------------------------------------------------------- |
| * Physical Memory Map |
| */ |
| #define CONFIG_NR_DRAM_BANKS 2 /* CS1 may or may not be populated */ |
| #define PHYS_SDRAM_1 OMAP2420_SDRC_CS0 |
| #define PHYS_SDRAM_1_SIZE SZ_32M /* at least 32 meg */ |
| #define PHYS_SDRAM_2 OMAP2420_SDRC_CS1 |
| |
| #define PHYS_FLASH_1 H4_CS0_BASE /* Flash Bank #1 */ |
| #define PHYS_FLASH_SIZE_1 SZ_32M |
| #define PHYS_FLASH_2 (H4_CS0_BASE+SZ_32M) /* same cs, 2 chips in series */ |
| #define PHYS_FLASH_SIZE_2 SZ_32M |
| #define CFG_FLASH_BASE PHYS_FLASH_1 |
| |
| /*----------------------------------------------------------------------- |
| * FLASH and environment organization |
| */ |
| #define CFG_MAX_FLASH_BANKS 2 /* max number of memory banks */ |
| #define CFG_MAX_FLASH_SECT (259) /* max number of sectors on one chip */ |
| |
| #ifdef CFG_NAND_BOOT |
| #define CFG_ENV_IS_IN_NAND 1 |
| #define CFG_ENV_OFFSET 0x80000 /* environment starts here */ |
| #else |
| #define CFG_ENV_ADDR (CFG_FLASH_BASE + SZ_128K) |
| #define CFG_ENV_IS_IN_FLASH 1 |
| #endif |
| |
| /* timeout values are in ticks */ |
| #define CFG_FLASH_ERASE_TOUT (30*75*CFG_HZ) /* Timeout for Flash Erase */ |
| #define CFG_FLASH_WRITE_TOUT (30*75*CFG_HZ) /* Timeout for Flash Write */ |
| |
| /* Flash banks JFFS2 should use */ |
| #define CFG_MAX_MTD_BANKS (CFG_MAX_FLASH_BANKS+CFG_MAX_NAND_DEVICE) |
| #define CFG_JFFS2_MEM_NAND |
| #define CFG_JFFS2_FIRST_BANK 1 /* use flash_info[1] */ |
| #define CFG_JFFS2_NUM_BANKS 1 |
| |
| #endif /* __CONFIG_H */ |